lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <cbef8724-86b6-6eef-eb03-ec27f492f90c@microchip.com>
Date:   Wed, 13 Apr 2022 19:02:11 +0200
From:   Nicolas Ferre <nicolas.ferre@...rochip.com>
To:     Claudiu Beznea <claudiu.beznea@...rochip.com>,
        <alexandre.belloni@...tlin.com>, <robh+dt@...nel.org>
CC:     <devicetree@...r.kernel.org>,
        <linux-arm-kernel@...ts.infradead.org>,
        <linux-kernel@...r.kernel.org>,
        Ajay Kathat <ajay.kathat@...rochip.com>
Subject: Re: [PATCH 2/2] ARM: dts: at91: fix pinctrl phandles

On 31/03/2022 at 16:13, Claudiu Beznea wrote:
> Commit bf781869e5cf ("ARM: dts: at91: add pinctrl-{names, 0} for all
> gpios") introduces pinctrl phandles for pins used by individual
> controllers to avoid failures due to commit 2ab73c6d8323 ("gpio:
> Support GPIO controllers without pin-ranges"). For SPI controllers
> available on SAMA5D4 and SAMA5D3 some of the pins are defined in
> SoC specific dtsi on behalf of pinctrl-0. Adding extra pinctrl phandles
> on board specific dts also on behalf of pinctrl-0 overwrite the pinctrl-0
> phandle specified in SoC specific dtsi. Thus add the board specific
> pinctrl to pinctrl-1.
> 
> Fixes: bf781869e5cf ("ARM: dts: at91: add pinctrl-{names, 0} for all gpios")
> Depends-on: e8042102d11e ("ARM: dts: at91: sama5d4_xplained: fix pinctrl phandle name")
> Reported-by: Ajay Kathat <ajay.kathat@...rochip.com>
> Co-developed-by: Ajay Kathat <ajay.kathat@...rochip.com>
> Signed-off-by: Ajay Kathat <ajay.kathat@...rochip.com>
> Tested-by: Ajay Kathat <ajay.kathat@...rochip.com>
> Signed-off-by: Claudiu Beznea <claudiu.beznea@...rochip.com>

For the 2 patches:
Acked-by: Nicolas Ferre <nicolas.ferre@...rochip.com>


> ---
> 
> Hi, Nicolas,
> 
> If all good with this patches please update the SHA1 on "Depends-on"
> tag.

Yes, sure. I did it on the "fixes" branch queued for 5.18.

Thanks, best regards,
   Nicolas

>   arch/arm/boot/dts/at91-sama5d3_xplained.dts | 8 ++++----
>   arch/arm/boot/dts/at91-sama5d4_xplained.dts | 4 ++--
>   2 files changed, 6 insertions(+), 6 deletions(-)
> 
> diff --git a/arch/arm/boot/dts/at91-sama5d3_xplained.dts b/arch/arm/boot/dts/at91-sama5d3_xplained.dts
> index d72c042f2850..a49c2966b41e 100644
> --- a/arch/arm/boot/dts/at91-sama5d3_xplained.dts
> +++ b/arch/arm/boot/dts/at91-sama5d3_xplained.dts
> @@ -57,8 +57,8 @@ slot@0 {
>   			};
>   
>   			spi0: spi@...04000 {
> -				pinctrl-names = "default";
> -				pinctrl-0 = <&pinctrl_spi0_cs>;
> +				pinctrl-names = "default", "cs";
> +				pinctrl-1 = <&pinctrl_spi0_cs>;
>   				cs-gpios = <&pioD 13 0>, <0>, <0>, <&pioD 16 0>;
>   				status = "okay";
>   			};
> @@ -171,8 +171,8 @@ slot@0 {
>   			};
>   
>   			spi1: spi@...08000 {
> -				pinctrl-names = "default";
> -				pinctrl-0 = <&pinctrl_spi1_cs>;
> +				pinctrl-names = "default", "cs";
> +				pinctrl-1 = <&pinctrl_spi1_cs>;
>   				cs-gpios = <&pioC 25 0>;
>   				status = "okay";
>   			};
> diff --git a/arch/arm/boot/dts/at91-sama5d4_xplained.dts b/arch/arm/boot/dts/at91-sama5d4_xplained.dts
> index accb92cfac44..e519d2747936 100644
> --- a/arch/arm/boot/dts/at91-sama5d4_xplained.dts
> +++ b/arch/arm/boot/dts/at91-sama5d4_xplained.dts
> @@ -81,8 +81,8 @@ usart4: serial@...10000 {
>   			};
>   
>   			spi1: spi@...18000 {
> -				pinctrl-names = "default";
> -				pinctrl-0 = <&pinctrl_spi1_cs>;
> +				pinctrl-names = "default", "cs";
> +				pinctrl-1 = <&pinctrl_spi1_cs>;
>   				cs-gpios = <&pioB 21 0>;
>   				status = "okay";
>   			};


-- 
Nicolas Ferre

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ