[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <875yndf760.ffs@tglx>
Date: Wed, 13 Apr 2022 15:24:07 +0200
From: Thomas Gleixner <tglx@...utronix.de>
To: "Maciej W. Rozycki" <macro@...am.me.uk>
Cc: Daniel Vacek <neelx@...hat.com>, "H. Peter Anvin" <hpa@...or.com>,
Ingo Molnar <mingo@...hat.com>, Borislav Petkov <bp@...en8.de>,
Dave Hansen <dave.hansen@...ux.intel.com>, x86@...nel.org,
open list <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] x86/apic: Clarify i82489DX bit overlap in APIC_LVT0
Maciej,
On Tue, Apr 12 2022 at 23:17, Maciej W. Rozycki wrote:
> On Tue, 12 Apr 2022, Thomas Gleixner wrote:
>
>> Daniel stumbled over the undocumented bit overlap of the i82498DX external
>> APIC and the TSC deadline timer configuration bit in modern APICs.
>
> For the record, it's documented in the i82498DX datasheet[1] and user
> manual[2]:
>
> 'Bits [19:18] Timer Base: This field selects the time base input to be
> used by the timer.
That's true, but how many people aside of you and me still have access
to the i82498DX related documentation? The interwebs has no trace of
them.
With the above I explicitely meant the undocumented bit overlap both in
the current SDMs and the kernel source.
Thanks,
tglx
Powered by blists - more mailing lists