[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20220418071005.GA4075@alpha.franken.de>
Date: Mon, 18 Apr 2022 09:10:05 +0200
From: Thomas Bogendoerfer <tsbogend@...ha.franken.de>
To: "Maciej W. Rozycki" <macro@...am.me.uk>
Cc: "Jason A. Donenfeld" <Jason@...c4.com>,
LKML <linux-kernel@...r.kernel.org>,
Linux Crypto Mailing List <linux-crypto@...r.kernel.org>,
Thomas Gleixner <tglx@...utronix.de>,
Arnd Bergmann <arnd@...db.de>, Theodore Ts'o <tytso@....edu>,
Dominik Brodowski <linux@...inikbrodowski.net>,
Russell King <linux@...linux.org.uk>,
Catalin Marinas <catalin.marinas@....com>,
Will Deacon <will@...nel.org>,
Geert Uytterhoeven <geert@...ux-m68k.org>,
Paul Walmsley <paul.walmsley@...ive.com>,
Palmer Dabbelt <palmer@...belt.com>,
Albert Ou <aou@...s.berkeley.edu>,
"David S . Miller" <davem@...emloft.net>,
Richard Weinberger <richard@....at>,
Anton Ivanov <anton.ivanov@...bridgegreys.com>,
Johannes Berg <johannes@...solutions.net>,
Ingo Molnar <mingo@...hat.com>, Borislav Petkov <bp@...en8.de>,
Dave Hansen <dave.hansen@...ux.intel.com>,
"H . Peter Anvin" <hpa@...or.com>, Chris Zankel <chris@...kel.net>,
Max Filippov <jcmvbkbc@...il.com>,
John Stultz <john.stultz@...aro.org>,
Stephen Boyd <sboyd@...nel.org>,
Dinh Nguyen <dinguyen@...nel.org>,
linux-arm-kernel <linux-arm-kernel@...ts.infradead.org>,
linux-m68k <linux-m68k@...ts.linux-m68k.org>,
"open list:BROADCOM NVRAM DRIVER" <linux-mips@...r.kernel.org>,
linux-riscv <linux-riscv@...ts.infradead.org>,
sparclinux@...r.kernel.org, linux-um@...ts.infradead.org,
X86 ML <x86@...nel.org>, linux-xtensa@...ux-xtensa.org
Subject: Re: [PATCH v4 04/11] mips: use fallback for random_get_entropy()
instead of zero
On Fri, Apr 15, 2022 at 01:26:48PM +0100, Maciej W. Rozycki wrote:
> Hi Jason,
>
> > > It depends on the exact system. Some have a 32-bit high-resolution
> > > counter in the chipset (arch/mips/kernel/csrc-ioasic.c) giving like 25MHz
> > > resolution, some have nothing but jiffies.
> >
> > Alright, so there _are_ machines with no c0 cycles but with a good
> > clock. Yet, 25MHz is still less than the cpu cycle, so this c0 random
> > ORing trick remains useful perhaps.
>
> It's not much less than the CPU cycle really, given that the R3k CPUs are
> clocked at up to 40MHz in the systems concerned and likewise the buggy R4k
> CPUs run at up to 60MHz (and mind that their CP0 Count register increments
> at half the clock rate, so the rate is up to 30MHz anyway). The overhead
> of the calculation is more than that, let alone the latency and issue rate
> of an uncached MMIO access to the chipset register.
>
> Also the systems I have in mind and that lack a counter in the chipset
> actually can make use of the buggy CP0 timer, because it's only when CP0
> timer interrupts are used that the erratum matters, but they use a DS1287
> RTC interrupt instead unconditionally as the clock event (see the comment
> at the bottom of arch/mips/dec/time.c). But this has not been factored in
> with `can_use_mips_counter' (should it just check for `mips_hpt_frequency'
> being zero perhaps, meaning the timer interrupt not being used?).
>
> Thomas, do you happen to know if any of the SGI systems that we support
> had buggy early R4k chips?
IP22 has probably seen all buggy MIPS chips produced, so yes I even own
Indy/Indigo2 CPU boards with early R4k chips.
Thomas.
--
Crap can work. Given enough thrust pigs will fly, but it's not necessarily a
good idea. [ RFC1925, 2.3 ]
Powered by blists - more mailing lists