linux-kernel - [PATCH 0/2] Update register & interrupt info in am65x DSS

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-ID: <20220419070302.16502-1-a-bhatia1@ti.com>
Date:   Tue, 19 Apr 2022 12:33:00 +0530
From:   Aradhya Bhatia <a-bhatia1@...com>
To:     Jyri Sarha <jyri.sarha@....fi>, Tomi Valkeinen <tomba@...nel.org>,
        Vignesh Raghavendra <vigneshr@...com>,
        Nishanth Menon <nm@...com>
CC:     DRI Development <dri-devel@...ts.freedesktop.org>,
        Devicetree <devicetree@...r.kernel.org>,
        Linux ARM Kernel <linux-arm-kernel@...ts.infradead.org>,
        Linux Kernel <linux-kernel@...r.kernel.org>,
        Nikhil Devshatwar <nikhil.nd@...com>,
        Aradhya Bhatia <a-bhatia1@...com>
Subject: [PATCH 0/2] Update register & interrupt info in am65x DSS

The Display SubSystem IP on the ti's am65x soc has an additional 
register space "common1" and services a maximum of 2 interrupts.

The first patch in the series adds the required updates to the yaml
file. The second patch then reflects the yaml updates in the DSS DT
node of am65x soc.

Aradhya Bhatia (2):
  dt-bindings: display: ti,am65x-dss: Add missing register & interrupt
  arm64: dts: ti: k3-am65: Add missing register & interrupt in DSS node

 .../devicetree/bindings/display/ti/ti,am65x-dss.yaml   | 10 +++++++---
 arch/arm64/boot/dts/ti/k3-am65-main.dtsi               |  6 ++++--
 2 files changed, 11 insertions(+), 5 deletions(-)

-- 
2.35.3