[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <9e848e84-a31f-98ec-ed6b-c1dce022723b@ideasonboard.com>
Date: Tue, 19 Apr 2022 15:06:54 +0300
From: Tomi Valkeinen <tomi.valkeinen@...asonboard.com>
To: Aradhya Bhatia <a-bhatia1@...com>, Jyri Sarha <jyri.sarha@....fi>,
Vignesh Raghavendra <vigneshr@...com>,
Nishanth Menon <nm@...com>
Cc: DRI Development <dri-devel@...ts.freedesktop.org>,
Devicetree <devicetree@...r.kernel.org>,
Linux ARM Kernel <linux-arm-kernel@...ts.infradead.org>,
Linux Kernel <linux-kernel@...r.kernel.org>,
Nikhil Devshatwar <nikhil.nd@...com>
Subject: Re: [PATCH 0/2] Update register & interrupt info in am65x DSS
On 19/04/2022 10:03, Aradhya Bhatia wrote:
> The Display SubSystem IP on the ti's am65x soc has an additional
> register space "common1" and services a maximum of 2 interrupts.
>
> The first patch in the series adds the required updates to the yaml
> file. The second patch then reflects the yaml updates in the DSS DT
> node of am65x soc.
>
> Aradhya Bhatia (2):
> dt-bindings: display: ti,am65x-dss: Add missing register & interrupt
> arm64: dts: ti: k3-am65: Add missing register & interrupt in DSS node
>
> .../devicetree/bindings/display/ti/ti,am65x-dss.yaml | 10 +++++++---
> arch/arm64/boot/dts/ti/k3-am65-main.dtsi | 6 ++++--
> 2 files changed, 11 insertions(+), 5 deletions(-)
>
Reviewed-by: Tomi Valkeinen <tomi.valkeinen@...asonboard.com>
How are you planning to use the common1 area?
Tomi
Powered by blists - more mailing lists