[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <TYYPR01MB70863D0C83AA776A2E48C58FF5F59@TYYPR01MB7086.jpnprd01.prod.outlook.com>
Date: Wed, 20 Apr 2022 20:28:41 +0000
From: Phil Edworthy <phil.edworthy@...esas.com>
To: Geert Uytterhoeven <geert@...ux-m68k.org>
CC: Magnus Damm <magnus.damm@...il.com>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski@...onical.com>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>,
Greg Kroah-Hartman <gregkh@...uxfoundation.org>,
Biju Das <biju.das.jz@...renesas.com>,
Prabhakar Mahadev Lad <prabhakar.mahadev-lad.rj@...renesas.com>,
Chris Paterson <Chris.Paterson2@...esas.com>,
Linux-Renesas <linux-renesas-soc@...r.kernel.org>,
"open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS"
<devicetree@...r.kernel.org>,
linux-clk <linux-clk@...r.kernel.org>,
"open list:SERIAL DRIVERS" <linux-serial@...r.kernel.org>,
Linux Kernel Mailing List <linux-kernel@...r.kernel.org>
Subject: RE: [PATCH v2 00/14] Add new Renesas RZ/V2M SoC and Renesas RZ/V2M
EVK support
Hi Geert,
On 20 April 2022 21:11 Geert Uytterhoeven wrote:
> Hi Phil,
>
> On Wed, Mar 30, 2022 at 5:40 PM Phil Edworthy <phil.edworthy@...esas.com>
> wrote:
> > RZ/V2M has a dual-core Cortex-A53 (1.0 GHz) CPU and built-in AI
> > accelerator "DRP-AI" for vision, which is Renesas' original technology.
> > It also has a 32-bit LPDDR4 interface and video codec (H.264).
> >
> > The RZ/V2M is used with ISP firmware that runs on one of the Cortex-A53
> > cores. The firmware is an integral part of the SoC such that the HW
> > User's Manual documents which of the peripheral modules are used by the
> > firmware.
> >
> > Initial patches enables minimal peripherals on Renesas RZ/V2M EVK board
> > and booted via nfs. Ethernet is broadly compatible with the
> > etheravb-rcar-gen3 driver, but interrupts need some work so it's not
> > been included in this patch set.
> >
> > Below blocks are enabled on Renesas RZ/V2M EVK board:
> > - memory
> > - External input clock
> > - CPG
> > - UART
>
> Thanks for your series!
>
> > v2:
> > * Removed SYS dt-bindings patch and corresponding SoC identification
> > as we only used the LSI version register. This can be dealt with
> > later on.
>
> That patch[1] also introduced the ARCH_R9A09G011 config symbol,
> without which none of the new code in this series is built.
>
> [1] [PATCH 07/14] soc: renesas: Identify RZ/V2M SoC
>
> https://lore.kernel.org/all/20220321154232.56315-8-phil.edworthy@renesas.com/
Ah, right. I should have said that I replaced that patch with
"[PATCH v2 06/13] soc: renesas: Add RZ/V2M (R9A09G011) config option".
However, looking back I managed to send that patch only to myself.
Doh!
Thanks
Phil
> Gr{oetje,eeting}s,
>
> Geert
>
> --
> Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@...ux-
> m68k.org
>
> In personal conversations with technical people, I call myself a hacker.
> But
> when I'm talking to journalists I just say "programmer" or something like
> that.
> -- Linus Torvalds
Powered by blists - more mailing lists