lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <SA1PR02MB856096D050BE00410EA3A0E2C7F79@SA1PR02MB8560.namprd02.prod.outlook.com>
Date:   Fri, 22 Apr 2022 12:56:52 +0000
From:   Radhey Shyam Pandey <radheys@...inx.com>
To:     Shubhrajyoti Datta <shubhraj@...inx.com>,
        "linux-gpio@...r.kernel.org" <linux-gpio@...r.kernel.org>
CC:     git <git@...inx.com>, Michal Simek <michals@...inx.com>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        Shubhrajyoti Datta <shubhraj@...inx.com>
Subject: RE: [PATCH] gpio: xilinx: Trivial patch

> -----Original Message-----
> From: Shubhrajyoti Datta <shubhrajyoti.datta@...inx.com>
> Sent: Tuesday, February 22, 2022 6:46 PM
> To: linux-gpio@...r.kernel.org
> Cc: git <git@...inx.com>; Michal Simek <michals@...inx.com>; linux-
> kernel@...r.kernel.org; Shubhrajyoti Datta <shubhraj@...inx.com>
> Subject: [PATCH] gpio: xilinx: Trivial patch

Minor nit - Better to say about the change instead of "trivial patch".
gpio: xilinx: add missing blank line after declarations

> 
> Add a missing blank line. No functional changes.
> 
> WARNING: Missing a blank line after declarations
> 128: FILE: drivers/gpio/gpio-xilinx.c:120:
> +       void __iomem *addr = chip->regs + reg + xgpio_regoffset(chip, bit / 32);
> +       xgpio_set_value32(a, bit, xgpio_readreg(addr));
> 
> WARNING: Missing a blank line after declarations
> 136: FILE: drivers/gpio/gpio-xilinx.c:126:
> +       void __iomem *addr = chip->regs + reg + xgpio_regoffset(chip, bit / 32);
> +       xgpio_writereg(addr, xgpio_get_value32(a, bit));
> 
> Signed-off-by: Shubhrajyoti Datta <shubhrajyoti.datta@...inx.com>

Reviewed-by: Radhey Shyam Pandey <radhey.shyam.pandey@...inx.com>
Thanks!
> ---
>  drivers/gpio/gpio-xilinx.c | 2 ++
>  1 file changed, 2 insertions(+)
> 
> diff --git a/drivers/gpio/gpio-xilinx.c b/drivers/gpio/gpio-xilinx.c index
> b6d3a57e27ed..7f129e7eae78 100644
> --- a/drivers/gpio/gpio-xilinx.c
> +++ b/drivers/gpio/gpio-xilinx.c
> @@ -117,12 +117,14 @@ static inline int xgpio_regoffset(struct xgpio_instance
> *chip, int ch)  static void xgpio_read_ch(struct xgpio_instance *chip, int reg,
> int bit, unsigned long *a)  {
>  	void __iomem *addr = chip->regs + reg + xgpio_regoffset(chip, bit /
> 32);
> +
>  	xgpio_set_value32(a, bit, xgpio_readreg(addr));  }
> 
>  static void xgpio_write_ch(struct xgpio_instance *chip, int reg, int bit,
> unsigned long *a)  {
>  	void __iomem *addr = chip->regs + reg + xgpio_regoffset(chip, bit /
> 32);
> +
>  	xgpio_writereg(addr, xgpio_get_value32(a, bit));  }
> 
> --
> 2.17.1

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ