lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <165090359492.2745002.14281951356771675020.b4-ty@arm.com>
Date:   Mon, 25 Apr 2022 17:19:58 +0100
From:   Catalin Marinas <catalin.marinas@....com>
To:     Mark Brown <broonie@...nel.org>,
        Peter Collingbourne <pcc@...gle.com>,
        Jonathan Corbet <corbet@....net>, Will Deacon <will@...nel.org>
Cc:     linux-kernel@...r.kernel.org, linux-doc@...r.kernel.org,
        linux-arm-kernel@...ts.infradead.org
Subject: Re: [PATCH v2] arm64: document the boot requirements for MTE

On Fri, 22 Apr 2022 13:29:12 -0700, Peter Collingbourne wrote:
> When booting the kernel we access system registers such as GCR_EL1
> if MTE is supported. These accesses are defined to trap to EL3 if
> SCR_EL3.ATA is disabled. Furthermore, tag accesses will not behave
> as expected if SCR_EL3.ATA is not set, or if HCR_EL2.ATA is not set
> and we were booted at EL1. Therefore, require that these bits are
> enabled when appropriate.
> 
> [...]

Applied to arm64 (for-next/misc), thanks!

[1/1] arm64: document the boot requirements for MTE
      https://git.kernel.org/arm64/c/b6ba1a89f73f

-- 
Catalin

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ