[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <d96797dc-8fbd-fe1c-f970-2f6fc8ca5b69@linaro.org>
Date: Thu, 28 Apr 2022 09:18:30 +0200
From: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
To: Rex-BC Chen <rex-bc.chen@...iatek.com>, mturquette@...libre.com,
sboyd@...nel.org, matthias.bgg@...il.com, robh+dt@...nel.org,
krzysztof.kozlowski+dt@...aro.org
Cc: p.zabel@...gutronix.de, angelogioacchino.delregno@...labora.com,
chun-jie.chen@...iatek.com, wenst@...omium.org,
runyang.chen@...iatek.com, linux-kernel@...r.kernel.org,
devicetree@...r.kernel.org, linux-clk@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
linux-mediatek@...ts.infradead.org,
Project_Global_Chrome_Upstream_Group@...iatek.com
Subject: Re: [PATCH V4 12/15] dt-bindings: reset: mediatek: Add infra_ao reset
bit for MT8192/MT8195
On 27/04/2022 05:09, Rex-BC Chen wrote:
> - To support reset of infra_ao, add the bit definition of
> thermal/PCIe/SVS for MT8192.
> - To support reset of infra_ao, add the bit definition of
> thermal/SVS for MT8195.
> - Add the driver comment to separate the reset index for
> TOPRGU and INFRA.
>
> Signed-off-by: Rex-BC Chen <rex-bc.chen@...iatek.com>
> ---
> include/dt-bindings/reset/mt8192-resets.h | 8 ++++++++
> include/dt-bindings/reset/mt8195-resets.h | 6 ++++++
> 2 files changed, 14 insertions(+)
>
> diff --git a/include/dt-bindings/reset/mt8192-resets.h b/include/dt-bindings/reset/mt8192-resets.h
> index be9a7ca245b9..ee0ca02a39bf 100644
> --- a/include/dt-bindings/reset/mt8192-resets.h
> +++ b/include/dt-bindings/reset/mt8192-resets.h
> @@ -7,6 +7,7 @@
> #ifndef _DT_BINDINGS_RESET_CONTROLLER_MT8192
> #define _DT_BINDINGS_RESET_CONTROLLER_MT8192
>
> +/* TOPRGU resets */
> #define MT8192_TOPRGU_MM_SW_RST 1
> #define MT8192_TOPRGU_MFG_SW_RST 2
> #define MT8192_TOPRGU_VENC_SW_RST 3
> @@ -27,4 +28,11 @@
>
> #define MT8192_TOPRGU_SW_RST_NUM 23
>
> +/* INFRA resets */
> +#define MT8192_INFRA_THERMAL_CTRL_RST 0
> +#define MT8192_INFRA_PEXTP_PHY_RST 79
> +#define MT8192_INFRA_PTP_RST 101
> +#define MT8192_INFRA_RST4_PCIE_TOP 129
> +#define MT8192_INFRA_THERMAL_CTRL_MCU_RST 140
This is still wrong. I gave you exactly what has to be used:
0
1
2
...
It's a decimal number incremented by one.
> +
> #endif /* _DT_BINDINGS_RESET_CONTROLLER_MT8192 */
> diff --git a/include/dt-bindings/reset/mt8195-resets.h b/include/dt-bindings/reset/mt8195-resets.h
> index a26bccc8b957..a3226f40779c 100644
> --- a/include/dt-bindings/reset/mt8195-resets.h
> +++ b/include/dt-bindings/reset/mt8195-resets.h
> @@ -7,6 +7,7 @@
> #ifndef _DT_BINDINGS_RESET_CONTROLLER_MT8195
> #define _DT_BINDINGS_RESET_CONTROLLER_MT8195
>
> +/* TOPRGU resets */
> #define MT8195_TOPRGU_CONN_MCU_SW_RST 0
> #define MT8195_TOPRGU_INFRA_GRST_SW_RST 1
> #define MT8195_TOPRGU_APU_SW_RST 2
> @@ -26,4 +27,9 @@
>
> #define MT8195_TOPRGU_SW_RST_NUM 16
>
> +/* INFRA resets */
> +#define MT8195_INFRA_THERMAL_AP_RST 0
> +#define MT8195_INFRA_PTP_RST 101
> +#define MT8195_INFRA_THERMAL_MCU_RST 138
Same issue.
Best regards,
Krzysztof
Powered by blists - more mailing lists