[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1651500878-10244-5-git-send-email-quic_kaushalk@quicinc.com>
Date: Mon, 2 May 2022 07:14:38 -0700
From: Kaushal Kumar <quic_kaushalk@...cinc.com>
To: <agross@...nel.org>, <bjorn.andersson@...aro.org>,
<robh+dt@...nel.org>, <krzysztof.kozlowski+dt@...aro.org>
CC: <linux-arm-msm@...r.kernel.org>, <devicetree@...r.kernel.org>,
<linux-kernel@...r.kernel.org>, <manivannan.sadhasivam@...aro.org>,
"Kaushal Kumar" <quic_kaushalk@...cinc.com>
Subject: [PATCH v2 4/4] ARM: dts: qcom: sdx65-mtp: Enable QPIC NAND support
Enable QPIC NAND devicetree node for Qualcomm SDX65-MTP board.
Signed-off-by: Kaushal Kumar <quic_kaushalk@...cinc.com>
---
arch/arm/boot/dts/qcom-sdx65-mtp.dts | 15 +++++++++++++++
1 file changed, 15 insertions(+)
diff --git a/arch/arm/boot/dts/qcom-sdx65-mtp.dts b/arch/arm/boot/dts/qcom-sdx65-mtp.dts
index 153ad2a..b0027c1 100644
--- a/arch/arm/boot/dts/qcom-sdx65-mtp.dts
+++ b/arch/arm/boot/dts/qcom-sdx65-mtp.dts
@@ -249,6 +249,21 @@
status = "ok";
};
+&qpic_nand {
+ status = "ok";
+
+ nand@0 {
+ reg = <0>;
+
+ nand-ecc-strength = <4>;
+ nand-ecc-step-size = <512>;
+ nand-bus-width = <8>;
+ /* ico and efs2 partitions are secured */
+ secure-regions = /bits/ 64 <0x500000 0x500000
+ 0xa00000 0xb00000>;
+ };
+};
+
&usb {
status = "okay";
};
--
2.7.4
Powered by blists - more mailing lists