lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [day] [month] [year] [list]
Message-Id: <20220508025037.114952-1-wangborong@cdjrlc.com>
Date:   Sun,  8 May 2022 10:50:37 +0800
From:   Jason Wang <wangborong@...rlc.com>
To:     davem@...emloft.net
Cc:     ebiederm@...ssion.com, arnd@...db.de, wangborong@...rlc.com,
        sparclinux@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: [PATCH] sparc64: Fix typos in some commnets

The double `new' and `Trap' in the comments in line 914 and 2601 are
repeated. Fix them in the comments.

Signed-off-by: Jason Wang <wangborong@...rlc.com>
---
 arch/sparc/kernel/traps_64.c | 14 +++++++-------
 1 file changed, 7 insertions(+), 7 deletions(-)

diff --git a/arch/sparc/kernel/traps_64.c b/arch/sparc/kernel/traps_64.c
index 5b4de4a89dec..8c641793b4ac 100644
--- a/arch/sparc/kernel/traps_64.c
+++ b/arch/sparc/kernel/traps_64.c
@@ -114,7 +114,7 @@ void bad_trap(struct pt_regs *regs, long lvl)
 void bad_trap_tl1(struct pt_regs *regs, long lvl)
 {
 	char buffer[36];
-	
+
 	if (notify_die(DIE_TRAP_TL1, "bad trap tl1", regs,
 		       0, lvl, SIGTRAP) == NOTIFY_STOP)
 		return;
@@ -911,7 +911,7 @@ void __init cheetah_ecache_flush_init(void)
 	memset(cheetah_error_log, 0, PAGE_SIZE << order);
 
 	/* Mark all AFSRs as invalid so that the trap handler will
-	 * log new new information there.
+	 * log new information there.
 	 */
 	for (i = 0; i < 2 * NR_CPUS; i++)
 		cheetah_error_log[i].afsr = CHAFSR_INVALID;
@@ -1762,7 +1762,7 @@ void cheetah_deferred_handler(struct pt_regs *regs, unsigned long afsr, unsigned
  * Bit1:	0=recoverable,1=unrecoverable
  *
  * The hardware has disabled both the I-cache and D-cache in
- * the %dcr register.  
+ * the %dcr register.
  */
 void cheetah_plus_parity_error(int type, struct pt_regs *regs)
 {
@@ -2433,10 +2433,10 @@ static void user_instruction_dump(unsigned int __user *pc)
 {
 	int i;
 	unsigned int buf[9];
-	
+
 	if ((((unsigned long) pc) & 3))
 		return;
-		
+
 	if (copy_from_user(buf, pc - 3, sizeof(buf)))
 		return;
 
@@ -2520,7 +2520,7 @@ void __noreturn die_if_kernel(char *str, struct pt_regs *regs)
 {
 	static int die_counter;
 	int count = 0;
-	
+
 	/* Amuse the user. */
 	printk(
 "              \\|/ ____ \\|/\n"
@@ -2598,7 +2598,7 @@ void do_illegal_instruction(struct pt_regs *regs)
 				/* On UltraSPARC T2 and later, FPU insns which
 				 * are not implemented in HW signal an illegal
 				 * instruction trap and do not set the FP Trap
-				 * Trap in the %fsr to unimplemented_FPop.
+				 * in the %fsr to unimplemented_FPop.
 				 */
 				if (do_mathemu(regs, f, true))
 					goto out;
-- 
2.35.1

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ