lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:   Mon, 9 May 2022 06:26:35 +0000
From:   <Claudiu.Beznea@...rochip.com>
To:     <michael@...le.cc>, <Kavyasree.Kotagiri@...rochip.com>,
        <Nicolas.Ferre@...rochip.com>
CC:     <arnd@...db.de>, <olof@...om.net>, <soc@...nel.org>,
        <linux-arm-kernel@...ts.infradead.org>,
        <devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
        <robh+dt@...nel.org>, <krzysztof.kozlowski@...onical.com>,
        <alexandre.belloni@...tlin.com>, <Tudor.Ambarus@...rochip.com>,
        <Horatiu.Vultur@...rochip.com>
Subject: Re: [PATCH v4 10/13] ARM: dts: lan966x: add reset switch reset node

On 03.05.2022 01:41, Michael Walle wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
> 
> Add the switch reset node which will later be used by the switch driver.
> The switch reset also resets the GPIO controller and the SGPIO
> controller, thus it also has to be connectected to these nodes. This way
> the reset will only issued once for the first device requesting the
> reset.
> 
> Signed-off-by: Michael Walle <michael@...le.cc>

Reviewed-by: Claudiu Beznea <claudiu.beznea@...rochip.com>


> ---
>  arch/arm/boot/dts/lan966x.dtsi | 17 +++++++++++++++++
>  1 file changed, 17 insertions(+)
> 
> diff --git a/arch/arm/boot/dts/lan966x.dtsi b/arch/arm/boot/dts/lan966x.dtsi
> index 0442735910da..7020b31322d8 100644
> --- a/arch/arm/boot/dts/lan966x.dtsi
> +++ b/arch/arm/boot/dts/lan966x.dtsi
> @@ -391,6 +391,11 @@ watchdog: watchdog@...90000 {
>                         status = "disabled";
>                 };
> 
> +               cpu_ctrl: syscon@...c0000 {
> +                       compatible = "microchip,lan966x-cpu-syscon", "syscon";
> +                       reg = <0xe00c0000 0x350>;
> +               };
> +
>                 can0: can@...1c000 {
>                         compatible = "bosch,m_can";
>                         reg = <0xe081c000 0xfc>, <0x00100000 0x4000>;
> @@ -406,10 +411,20 @@ can0: can@...1c000 {
>                         status = "disabled";
>                 };
> 
> +               reset: reset-controller@...0400c {
> +                       compatible = "microchip,lan966x-switch-reset";
> +                       reg = <0xe200400c 0x4>;
> +                       reg-names = "gcb";
> +                       #reset-cells = <1>;
> +                       cpu-syscon = <&cpu_ctrl>;
> +               };
> +
>                 gpio: pinctrl@...04064 {
>                         compatible = "microchip,lan966x-pinctrl";
>                         reg = <0xe2004064 0xb4>,
>                             <0xe2010024 0x138>;
> +                       resets = <&reset 0>;
> +                       reset-names = "switch";
>                         gpio-controller;
>                         #gpio-cells = <2>;
>                         gpio-ranges = <&gpio 0 0 78>;
> @@ -453,6 +468,8 @@ sgpio: gpio@...04190 {
>                         compatible = "microchip,sparx5-sgpio";
>                         reg = <0xe2004190 0x118>;
>                         clocks = <&sys_clk>;
> +                       resets = <&reset 0>;
> +                       reset-names = "switch";
>                         #address-cells = <1>;
>                         #size-cells = <0>;
>                         status = "disabled";
> --
> 2.30.2
> 

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ