lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Date:   Mon,  9 May 2022 15:40:30 +0200
From:   Geert Uytterhoeven <geert+renesas@...der.be>
To:     Catalin Marinas <catalin.marinas@....com>,
        Will Deacon <will@...nel.org>, Mark Brown <broonie@...nel.org>
Cc:     linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
        Geert Uytterhoeven <geert+renesas@...der.be>
Subject: [PATCH] arm64: ARM Scalable Matrix Extension is ARMv9-A

The help text for the config option to enable support for the ARM
Scalable Matrix Extension does not mention the specification baseline
for this extension.  Make it clear this is an extension for the ARMv9-A
architecture, so users know when it is safe to disable this option,
which is enabled by default.

Fixes: a1f4ccd25cc25625 ("arm64/sme: Provide Kconfig for SME")
Signed-off-by: Geert Uytterhoeven <geert+renesas@...der.be>
---
 arch/arm64/Kconfig | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

diff --git a/arch/arm64/Kconfig b/arch/arm64/Kconfig
index 0e9bbeb1262d0ca8..f3a0d0cff3fb5265 100644
--- a/arch/arm64/Kconfig
+++ b/arch/arm64/Kconfig
@@ -1964,9 +1964,9 @@ config ARM64_SME
 	default y
 	depends on ARM64_SVE
 	help
-	  The Scalable Matrix Extension (SME) is an extension to the AArch64
-	  execution state which utilises a substantial subset of the SVE
-	  instruction set, together with the addition of new architectural
+	  The Scalable Matrix Extension (SME) is an ARMv9-A extension to the
+	  AArch64 execution state which utilises a substantial subset of the
+	  SVE instruction set, together with the addition of new architectural
 	  register state capable of holding two dimensional matrix tiles to
 	  enable various matrix operations.
 
-- 
2.25.1

Powered by blists - more mailing lists