linux-kernel - [PATCH] irqchip/loongson-liointc: 4 cores correspond to different interrupt status registers

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Date:   Tue, 10 May 2022 13:53:03 +0800
From:   Haoran Jiang <jianghaoran@...inos.cn>
To:     chenhuacai@...nel.org
Cc:     jiaxun.yang@...goat.com, tglx@...utronix.de, maz@...nel.org,
        linux-mips@...r.kernel.org, linux-kernel@...r.kernel.org,
        jianghaoran@...inos.cn
Subject: [PATCH] irqchip/loongson-liointc: 4 cores correspond to different interrupt status registers

According to the loongson cpu manual,different cpu cores
correspond to different interrupt status registers

Signed-off-by: Haoran Jiang <jianghaoran@...inos.cn>
---
 drivers/irqchip/irq-loongson-liointc.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/irqchip/irq-loongson-liointc.c b/drivers/irqchip/irq-loongson-liointc.c
index 649c58391618..f4e015b50af0 100644
--- a/drivers/irqchip/irq-loongson-liointc.c
+++ b/drivers/irqchip/irq-loongson-liointc.c
@@ -195,7 +195,7 @@ static int __init liointc_of_init(struct device_node *node,
 		}
 
 		for (i = 0; i < LIOINTC_NUM_CORES; i++)
-			priv->core_isr[i] = base + LIOINTC_REG_INTC_STATUS;
+			priv->core_isr[i] = base + LIOINTC_REG_INTC_STATUS + i*8;
 	}
 
 	for (i = 0; i < LIOINTC_NUM_PARENT; i++) {
-- 
2.25.1