lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20220517021918.7190EC385AA@smtp.kernel.org>
Date:   Mon, 16 May 2022 19:19:16 -0700
From:   Stephen Boyd <sboyd@...nel.org>
To:     Qin Jian <qinjian@...lus1.com>
Cc:     krzysztof.kozlowski@...aro.org, robh+dt@...nel.org,
        mturquette@...libre.com, tglx@...utronix.de, maz@...nel.org,
        p.zabel@...gutronix.de, linux@...linux.org.uk, arnd@...db.de,
        linux-arm-kernel@...ts.infradead.org, devicetree@...r.kernel.org,
        linux-kernel@...r.kernel.org, linux-clk@...r.kernel.org,
        Qin Jian <qinjian@...lus1.com>
Subject: Re: [PATCH v15 04/10] dt-bindings: clock: Add bindings for SP7021 clock driver

Quoting Qin Jian (2022-05-11 23:30:59)
> +
> +    extclk: osc0 {
> +      compatible = "fixed-clock";
> +      #clock-cells = <0>;
> +      clock-frequency = <27000000>;
> +      clock-output-names = "extclk";
> +    };
> +
> +    clkc: clock-controller@...00000 {
> +      compatible = "sunplus,sp7021-clkc";
> +      reg = <0x9c000000 0x280>;

The question is what other device compatible is in here? The reset
controller?

> +      clocks = <&extclk>;
> +      #clock-cells = <1>;
> +    };
> +

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ