[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20220521035111.A94B7C385A9@smtp.kernel.org>
Date: Fri, 20 May 2022 20:51:09 -0700
From: Stephen Boyd <sboyd@...nel.org>
To: Bjorn Andersson <bjorn.andersson@...aro.org>,
Johan Hovold <johan+linaro@...nel.org>
Cc: Andy Gross <agross@...nel.org>,
Michael Turquette <mturquette@...libre.com>,
linux-arm-msm@...r.kernel.org, linux-clk@...r.kernel.org,
linux-kernel@...r.kernel.org,
Johan Hovold <johan+linaro@...nel.org>, quic_tdas@...cinc.com,
quic_rnayak@...cinc.com
Subject: Re: [PATCH 0/3] clk: qcom: gdsc: add support for collapse-vote registers
Please add Qualcomm on code for their hardware :)
I did a translation from codeaurora but I don't know if Rajendra's will
work.
Quoting Johan Hovold (2022-05-20 03:09:45)
> Recent Qualcomm platforms have APCS collapse-vote registers that allow
> for sharing GDSCs with other masters (e.g. LPASS).
How is it different from the voting logic that already exists in the
gdsc file? Now every subsystem has to vote for off in addition to voting
for on?
>
> Add support for using such vote registers instead of the control
> register when updating the GDSC power state.
Powered by blists - more mailing lists