[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <1654130923-18722-1-git-send-email-quic_sibis@quicinc.com>
Date: Thu, 2 Jun 2022 06:18:41 +0530
From: Sibi Sankar <quic_sibis@...cinc.com>
To: <bjorn.andersson@...aro.org>
CC: <agross@...nel.org>, <djakov@...nel.org>, <robh+dt@...nel.org>,
<krzysztof.kozlowski+dt@...aro.org>, <p.zabel@...gutronix.de>,
<linux-arm-msm@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
<linux-pm@...r.kernel.org>, <devicetree@...r.kernel.org>,
Sibi Sankar <quic_sibis@...cinc.com>
Subject: [PATCH 1/3] dt-bindings: interconnect: Update email address
Update email address to the quicinc.com domain.
Signed-off-by: Sibi Sankar <quic_sibis@...cinc.com>
---
Documentation/devicetree/bindings/interconnect/qcom,osm-l3.yaml | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/Documentation/devicetree/bindings/interconnect/qcom,osm-l3.yaml b/Documentation/devicetree/bindings/interconnect/qcom,osm-l3.yaml
index 116e434d0daa..bf538c0c5a81 100644
--- a/Documentation/devicetree/bindings/interconnect/qcom,osm-l3.yaml
+++ b/Documentation/devicetree/bindings/interconnect/qcom,osm-l3.yaml
@@ -7,7 +7,7 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
title: Qualcomm Operating State Manager (OSM) L3 Interconnect Provider
maintainers:
- - Sibi Sankar <sibis@...eaurora.org>
+ - Sibi Sankar <quic_sibis@...cinc.com>
description:
L3 cache bandwidth requirements on Qualcomm SoCs is serviced by the OSM.
--
2.7.4
Powered by blists - more mailing lists