lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <YpkaTFywg+GkPElr@kroah.com>
Date:   Thu, 2 Jun 2022 22:15:08 +0200
From:   Greg KH <gregkh@...uxfoundation.org>
To:     kah.jing.lee@...el.com
Cc:     arnd@...db.de, linux-kernel@...r.kernel.org, dinguyen@...nel.org,
        tien.sung.ang@...el.com, Ley Foon Tan <lftan@...era.com>
Subject: Re: [PATCH 1/2] drivers: misc: intel_sysid: Add sysid from arch to
 drivers

On Thu, Jun 02, 2022 at 08:22:13PM +0800, kah.jing.lee@...el.com wrote:
> From: Kah Jing Lee <kah.jing.lee@...el.com>
> 
> Add sysid driver. The Altera(Intel) Sysid component is generally part of an
> FPGA design. The component can be hotplugged when the FPGA is reconfigured.
> This patch fixes the driver to support the component being hotplugged.
> 
> Usage:
>   cat /sys/bus/platform/devices/soc:base_fpga_region/
> 		soc:base_fpga_region:fpga_pr_region0/[addr.sysid]/sysid/id
>   cat /sys/bus/platform/devices/soc:base_fpga_region/
> 		soc:base_fpga_region:fpga_pr_region0/[addr.sysid]/sysid/timestamp
> 
> Signed-off-by: Ley Foon Tan <lftan@...era.com>
> Signed-off-by: Kah Jing Lee <kah.jing.lee@...el.com>

Please work with the Intel open source group as there are some internal
Intel requirements that you have not met here in order to be able to
submit a patch for external people to review.  I'll refrain from
reviewing or even considering this to be able to be accepted this until
that happens.

good luck!

greg k-h

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ