[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20220603092354.141927-4-pan@semihalf.com>
Date: Fri, 3 Jun 2022 11:23:52 +0200
From: Paweł Anikiel <pan@...ihalf.com>
To: robh+dt@...nel.org, krzysztof.kozlowski+dt@...aro.org,
dinguyen@...nel.org
Cc: linux-arm-kernel@...ts.infradead.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, amstan@...omium.org,
upstream@...ihalf.com,
Paweł Anikiel <pan@...ihalf.com>,
Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
Subject: [PATCH v4 3/5] ARM: dts: socfpga: Add atsha204a node to Mercury+ AA1 dts
Add atsha204a node to Mercury+ AA1 dts
Signed-off-by: Paweł Anikiel <pan@...ihalf.com>
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
---
arch/arm/boot/dts/socfpga_arria10_mercury_aa1.dtsi | 8 ++++++++
1 file changed, 8 insertions(+)
diff --git a/arch/arm/boot/dts/socfpga_arria10_mercury_aa1.dtsi b/arch/arm/boot/dts/socfpga_arria10_mercury_aa1.dtsi
index b0d20101cd00..ad7cd14de6b6 100644
--- a/arch/arm/boot/dts/socfpga_arria10_mercury_aa1.dtsi
+++ b/arch/arm/boot/dts/socfpga_arria10_mercury_aa1.dtsi
@@ -1,4 +1,7 @@
// SPDX-License-Identifier: GPL-2.0
+/*
+ * Copyright 2022 Google LLC
+ */
#include "socfpga_arria10.dtsi"
@@ -54,6 +57,11 @@ phy3: ethernet-phy@3 {
};
&i2c1 {
+ atsha204a: crypto@64 {
+ compatible = "atmel,atsha204a";
+ reg = <0x64>;
+ };
+
isl12022: isl12022@6f {
compatible = "isil,isl12022";
reg = <0x6f>;
--
2.36.1.255.ge46751e96f-goog
Powered by blists - more mailing lists