[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20220604020721.GB53464@leoy-ThinkPad-X240s>
Date: Sat, 4 Jun 2022 10:07:21 +0800
From: Leo Yan <leo.yan@...aro.org>
To: James Clark <james.clark@....com>
Cc: linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
linux-perf-users@...r.kernel.org, broonie@...nel.org,
acme@...nel.org, german.gomez@....com, mathieu.poirier@...aro.org,
john.garry@...wei.com, Catalin Marinas <catalin.marinas@....com>,
Will Deacon <will@...nel.org>,
Jonathan Corbet <corbet@....net>,
Mark Rutland <mark.rutland@....com>, linux-doc@...r.kernel.org
Subject: Re: [PATCH v2 0/2] perf: arm64: Kernel support for Dwarf unwinding
through SVE functions
On Tue, May 17, 2022 at 11:07:41AM +0100, James Clark wrote:
> Changes since v1:
>
> * Add Mark's review tag
> * Clarify in docs that it's the SVE register length
> * Split patchset into kernel side and Perf tool changes
>
> When SVE registers are pushed onto the stack the VG register is required to
> unwind because the stack offsets would vary by the SVE register width at the
> time when the sample was taken.
>
> These first two patches add support for sampling the VG register to the kernel
> and the docs. There is another patchset to add support to userspace perf.
Hi Catalin, Will,
Since James is on vacation, just want to ping if you could pick up
this two patches? Mark.B has given review tags for this patch set.
I did this is because there has another patch set in perf tool to
enable SVE registsers [1], which is dependent on this patch set's
merging.
Thanks,
Leo
[1] https://lore.kernel.org/lkml/20220525154114.718321-1-james.clark@arm.com/
Powered by blists - more mailing lists