| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <CAPDyKFobjbk2+t4fH7EG0dZPXYg6zQXizq7-ieZsh_42cpDQ=Q@mail.gmail.com>
Date: Tue, 7 Jun 2022 12:43:02 +0200
From: Ulf Hansson <ulf.hansson@...aro.org>
To: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
Cc: Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Alim Akhtar <alim.akhtar@...sung.com>,
Jaehoon Chung <jh80.chung@...sung.com>,
linux-mmc@...r.kernel.org, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
linux-samsung-soc@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH v2 3/4] dt-bindings: mmc: samsung,exynos-dw-mshc: convert
to dtschema
On Sun, 5 Jun 2022 at 18:37, Krzysztof Kozlowski
<krzysztof.kozlowski@...aro.org> wrote:
>
> Convert the Samsung Exynos SoC specific extensions to the Synopsys
> Designware Mobile Storage Host Controller to DT schema.
>
> Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
Applied for next, thanks!
Kind regards
Uffe
> ---
> .../bindings/mmc/exynos-dw-mshc.txt | 94 -----------
> .../bindings/mmc/samsung,exynos-dw-mshc.yaml | 159 ++++++++++++++++++
> 2 files changed, 159 insertions(+), 94 deletions(-)
> delete mode 100644 Documentation/devicetree/bindings/mmc/exynos-dw-mshc.txt
> create mode 100644 Documentation/devicetree/bindings/mmc/samsung,exynos-dw-mshc.yaml
>
> diff --git a/Documentation/devicetree/bindings/mmc/exynos-dw-mshc.txt b/Documentation/devicetree/bindings/mmc/exynos-dw-mshc.txt
> deleted file mode 100644
> index 753e9d7d8956..000000000000
> --- a/Documentation/devicetree/bindings/mmc/exynos-dw-mshc.txt
> +++ /dev/null
> @@ -1,94 +0,0 @@
> -* Samsung Exynos specific extensions to the Synopsys Designware Mobile
> - Storage Host Controller
> -
> -The Synopsys designware mobile storage host controller is used to interface
> -a SoC with storage medium such as eMMC or SD/MMC cards. This file documents
> -differences between the core Synopsys dw mshc controller properties described
> -by synopsys-dw-mshc.txt and the properties used by the Samsung Exynos specific
> -extensions to the Synopsys Designware Mobile Storage Host Controller.
> -
> -Required Properties:
> -
> -* compatible: should be
> - - "samsung,exynos4210-dw-mshc": for controllers with Samsung Exynos4210
> - specific extensions.
> - - "samsung,exynos4412-dw-mshc": for controllers with Samsung Exynos4412
> - specific extensions.
> - - "samsung,exynos5250-dw-mshc": for controllers with Samsung Exynos5250
> - specific extensions.
> - - "samsung,exynos5420-dw-mshc": for controllers with Samsung Exynos5420
> - specific extensions.
> - - "samsung,exynos7-dw-mshc": for controllers with Samsung Exynos7
> - specific extensions.
> - - "samsung,exynos7-dw-mshc-smu": for controllers with Samsung Exynos7
> - specific extensions having an SMU.
> - - "axis,artpec8-dw-mshc": for controllers with ARTPEC-8 specific
> - extensions.
> -
> -* samsung,dw-mshc-ciu-div: Specifies the divider value for the card interface
> - unit (ciu) clock. This property is applicable only for Exynos5 SoC's and
> - ignored for Exynos4 SoC's. The valid range of divider value is 0 to 7.
> -
> -* samsung,dw-mshc-sdr-timing: Specifies the value of CIU clock phase shift value
> - in transmit mode and CIU clock phase shift value in receive mode for single
> - data rate mode operation. Refer notes below for the order of the cells and the
> - valid values.
> -
> -* samsung,dw-mshc-ddr-timing: Specifies the value of CUI clock phase shift value
> - in transmit mode and CIU clock phase shift value in receive mode for double
> - data rate mode operation. Refer notes below for the order of the cells and the
> - valid values.
> -* samsung,dw-mshc-hs400-timing: Specifies the value of CIU TX and RX clock phase
> - shift value for hs400 mode operation.
> -
> - Notes for the sdr-timing and ddr-timing values:
> -
> - The order of the cells should be
> - - First Cell: CIU clock phase shift value for tx mode.
> - - Second Cell: CIU clock phase shift value for rx mode.
> -
> - Valid values for SDR and DDR CIU clock timing for Exynos5250:
> - - valid value for tx phase shift and rx phase shift is 0 to 7.
> - - when CIU clock divider value is set to 3, all possible 8 phase shift
> - values can be used.
> - - if CIU clock divider value is 0 (that is divide by 1), both tx and rx
> - phase shift clocks should be 0.
> -
> -* samsung,read-strobe-delay: RCLK (Data strobe) delay to control HS400 mode
> - (Latency value for delay line in Read path)
> -
> -Required properties for a slot (Deprecated - Recommend to use one slot per host):
> -
> -* gpios: specifies a list of gpios used for command, clock and data bus. The
> - first gpio is the command line and the second gpio is the clock line. The
> - rest of the gpios (depending on the bus-width property) are the data lines in
> - no particular order. The format of the gpio specifier depends on the gpio
> - controller.
> -(Deprecated - Refer to Documentation/devicetree/bindings/pinctrl/samsung-pinctrl.txt)
> -
> -Example:
> -
> - The MSHC controller node can be split into two portions, SoC specific and
> - board specific portions as listed below.
> -
> - dwmmc0@...00000 {
> - compatible = "samsung,exynos5250-dw-mshc";
> - reg = <0x12200000 0x1000>;
> - interrupts = <0 75 0>;
> - #address-cells = <1>;
> - #size-cells = <0>;
> - };
> -
> - dwmmc0@...00000 {
> - cap-mmc-highspeed;
> - cap-sd-highspeed;
> - broken-cd;
> - fifo-depth = <0x80>;
> - card-detect-delay = <200>;
> - samsung,dw-mshc-ciu-div = <3>;
> - samsung,dw-mshc-sdr-timing = <2 3>;
> - samsung,dw-mshc-ddr-timing = <1 2>;
> - samsung,dw-mshc-hs400-timing = <0 2>;
> - samsung,read-strobe-delay = <90>;
> - bus-width = <8>;
> - };
> diff --git a/Documentation/devicetree/bindings/mmc/samsung,exynos-dw-mshc.yaml b/Documentation/devicetree/bindings/mmc/samsung,exynos-dw-mshc.yaml
> new file mode 100644
> index 000000000000..80c557e938a2
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/mmc/samsung,exynos-dw-mshc.yaml
> @@ -0,0 +1,159 @@
> +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/mmc/samsung,exynos-dw-mshc.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title:
> + Samsung Exynos SoC specific extensions to the Synopsys Designware Mobile
> + Storage Host Controller
> +
> +maintainers:
> + - Jaehoon Chung <jh80.chung@...sung.com>
> + - Krzysztof Kozlowski <krzk@...nel.org>
> +
> +properties:
> + compatible:
> + enum:
> + - samsung,exynos4210-dw-mshc
> + - samsung,exynos4412-dw-mshc
> + - samsung,exynos5250-dw-mshc
> + - samsung,exynos5420-dw-mshc
> + - samsung,exynos7-dw-mshc
> + - samsung,exynos7-dw-mshc-smu
> + - axis,artpec8-dw-mshc
> +
> + reg:
> + maxItems: 1
> +
> + interrupts:
> + maxItems: 1
> +
> + clocks:
> + maxItems: 2
> + description:
> + Handle to "biu" and "ciu" clocks for the
> + bus interface unit clock and the card interface unit clock.
> +
> + clock-names:
> + items:
> + - const: biu
> + - const: ciu
> +
> + samsung,dw-mshc-ciu-div:
> + $ref: /schemas/types.yaml#/definitions/uint32
> + minimum: 0
> + maximum: 7
> + description:
> + The divider value for the card interface unit (ciu) clock.
> +
> + samsung,dw-mshc-ddr-timing:
> + $ref: /schemas/types.yaml#/definitions/uint32-array
> + items:
> + - description: CIU clock phase shift value for tx mode
> + minimum: 0
> + maximum: 7
> + - description: CIU clock phase shift value for rx mode
> + minimum: 0
> + maximum: 7
> + description:
> + The value of CUI clock phase shift value in transmit mode and CIU clock
> + phase shift value in receive mode for double data rate mode operation.
> + See also samsung,dw-mshc-hs400-timing property.
> +
> + samsung,dw-mshc-hs400-timing:
> + $ref: /schemas/types.yaml#/definitions/uint32-array
> + items:
> + - description: CIU clock phase shift value for tx mode
> + minimum: 0
> + maximum: 7
> + - description: CIU clock phase shift value for rx mode
> + minimum: 0
> + maximum: 7
> + description: |
> + The value of CIU TX and RX clock phase shift value for HS400 mode
> + operation.
> + Valid values for SDR and DDR CIU clock timing::
> + - valid value for tx phase shift and rx phase shift is 0 to 7.
> + - when CIU clock divider value is set to 3, all possible 8 phase shift
> + values can be used.
> + - if CIU clock divider value is 0 (that is divide by 1), both tx and rx
> + phase shift clocks should be 0.
> + If missing, values from samsung,dw-mshc-ddr-timing property are used.
> +
> + samsung,dw-mshc-sdr-timing:
> + $ref: /schemas/types.yaml#/definitions/uint32-array
> + items:
> + - description: CIU clock phase shift value for tx mode
> + minimum: 0
> + maximum: 7
> + - description: CIU clock phase shift value for rx mode
> + minimum: 0
> + maximum: 7
> + description:
> + The value of CIU clock phase shift value in transmit mode and CIU clock
> + phase shift value in receive mode for single data rate mode operation.
> + See also samsung,dw-mshc-hs400-timing property.
> +
> + samsung,read-strobe-delay:
> + $ref: /schemas/types.yaml#/definitions/uint32
> + description:
> + RCLK (Data strobe) delay to control HS400 mode (Latency value for delay
> + line in Read path). If missing, default from hardware is used.
> +
> +required:
> + - compatible
> + - reg
> + - interrupts
> + - clocks
> + - clock-names
> + - samsung,dw-mshc-ddr-timing
> + - samsung,dw-mshc-sdr-timing
> +
> +allOf:
> + - $ref: "synopsys-dw-mshc-common.yaml#"
> + - if:
> + properties:
> + compatible:
> + contains:
> + enum:
> + - samsung,exynos5250-dw-mshc
> + - samsung,exynos5420-dw-mshc
> + - samsung,exynos7-dw-mshc
> + - samsung,exynos7-dw-mshc-smu
> + - axis,artpec8-dw-mshc
> + then:
> + required:
> + - samsung,dw-mshc-ciu-div
> +
> +unevaluatedProperties: false
> +
> +examples:
> + - |
> + #include <dt-bindings/clock/exynos5420.h>
> + #include <dt-bindings/interrupt-controller/arm-gic.h>
> +
> + mmc@...20000 {
> + compatible = "samsung,exynos5420-dw-mshc";
> + interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;
> + #address-cells = <1>;
> + #size-cells = <0>;
> + reg = <0x12220000 0x1000>;
> + clocks = <&clock CLK_MMC2>, <&clock CLK_SCLK_MMC2>;
> + clock-names = "biu", "ciu";
> + fifo-depth = <0x40>;
> + card-detect-delay = <200>;
> + samsung,dw-mshc-ciu-div = <3>;
> + samsung,dw-mshc-sdr-timing = <0 4>;
> + samsung,dw-mshc-ddr-timing = <0 2>;
> + pinctrl-names = "default";
> + pinctrl-0 = <&sd2_clk &sd2_cmd &sd2_cd &sd2_wp &sd2_bus1 &sd2_bus4>;
> + bus-width = <4>;
> + cap-sd-highspeed;
> + max-frequency = <200000000>;
> + vmmc-supply = <&ldo19_reg>;
> + vqmmc-supply = <&ldo13_reg>;
> + sd-uhs-sdr50;
> + sd-uhs-sdr104;
> + sd-uhs-ddr50;
> + };
> --
> 2.34.1
>
Powered by blists - more mailing lists