lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <d7c8ee82-ce85-5d55-2865-4b610c9d3b9d@w6rz.net>
Date:   Tue, 7 Jun 2022 13:46:52 -0700
From:   Ron Economos <re@...z.net>
To:     Palmer Dabbelt <palmer@...osinc.com>, heiko@...ech.de
Cc:     linux-riscv@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [GIT PULL] RISC-V Patches for the 5.19 Merge Window, Part 1

On 5/31/22 10:13 AM, Palmer Dabbelt wrote:
> The following changes since commit 9282d0996936c5fbf877c0d096a3feb456c878ad:
>
>    csky: Move to generic ticket-spinlock (2022-05-11 11:50:15 -0700)
>
> are available in the Git repository at:
>
>    git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linux.git tags/riscv-for-linus-5.19-mw0
>
> for you to fetch changes up to 7699f7aacf3ebfee51c670b6f796b2797f0f7487:
>
>    RISC-V: Prepare dropping week attribute from arch_kexec_apply_relocations[_add] (2022-05-30 16:04:37 -0700)
>
> ----------------------------------------------------------------
> RISC-V Patches for the 5.19 Merge Window, Part 1
>
> * Support for the Svpbmt extension, which allows memory attributes to be
>    encoded in pages.
>
>
> Heiko Stuebner (12):
>        riscv: integrate alternatives better into the main architecture
>        riscv: allow different stages with alternatives
>        riscv: implement module alternatives
>        riscv: implement ALTERNATIVE_2 macro
>        riscv: extend concatenated alternatives-lines to the same length
>        riscv: prevent compressed instructions in alternatives
>        riscv: move boot alternatives to after fill_hwcap
>        riscv: Fix accessing pfn bits in PTEs for non-32bit variants
>        riscv: add RISC-V Svpbmt extension support
>        riscv: remove FIXMAP_PAGE_IO and fall back to its default value
>        riscv: don't use global static vars to store alternative data
>        riscv: add memory-type errata for T-Head
>
An issue was found on the HiFive Unmatched with the 5.19-rc1 kernel. The 
following warning occurs during boot:

riscv64 kernel: 
----------------------------------------------------------------
riscv64 kernel: WARNING: Missing the following errata may cause 
potential issues
riscv64 kernel:         SiFive Errata[0]:cip-453
riscv64 kernel:         SiFive Errata[1]:cip-1200
riscv64 kernel: Please enable the corresponding Kconfig to apply them
riscv64 kernel: 
----------------------------------------------------------------

I've manually bisected the problem to this commit:

https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=ff689fd21cb13098305bae3f8d0c0065df2e2fc1

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ