[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <002e01d87ada$3c3b0630$b4b11290$@samsung.com>
Date: Wed, 8 Jun 2022 10:51:13 +0900
From: "Chanho Park" <chanho61.park@...sung.com>
To: "'Alim Akhtar'" <alim.akhtar@...sung.com>,
<linux-arm-kernel@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>, <linux-scsi@...r.kernel.org>,
<linux-phy@...ts.infradead.org>
Cc: <devicetree@...r.kernel.org>, <robh+dt@...nel.org>,
<krzysztof.kozlowski+dt@...aro.org>, <vkoul@...nel.org>,
<avri.altman@....com>, <bvanassche@....org>,
<martin.petersen@...cle.com>, <pankaj.dubey@...sung.com>
Subject: RE: [PATCH v2 5/7] ufs: ufs-exynos: add mphy apb clock mask
> Subject: [PATCH v2 5/7] ufs: ufs-exynos: add mphy apb clock mask
>
> Bit[3] of HCI_CLKSTOP_CTRL register is for enabling/disabling MPHY APB
> clock. Lets add it to CLK_STOP_MASK, so that the same can be controlled
> during clock masking/unmasking.
>
> Signed-off-by: Alim Akhtar <alim.akhtar@...sung.com>
Reviewed-by: Chanho Park <chanho61.park@...sung.com>
And tested on my ExynosAutov9 SADK board.
Tested-by: Chanho Park <chanho61.park@...sung.com>
Best Regards,
Chanho Park
Powered by blists - more mailing lists