[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20220608092139.GC481269@yilunxu-OptiPlex-7050>
Date: Wed, 8 Jun 2022 17:21:39 +0800
From: Xu Yilun <yilun.xu@...el.com>
To: Ivan Bornyakov <i.bornyakov@...rotek.ru>
Cc: mdf@...nel.org, hao.wu@...el.com, trix@...hat.com,
Conor.Dooley@...rochip.com, robh+dt@...nel.org,
krzysztof.kozlowski+dt@...aro.org, linux-fpga@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
system@...rotek.ru, Rob Herring <robh@...nel.org>
Subject: Re: [PATCH v16 3/3] dt-bindings: fpga: add binding doc for
microchip-spi fpga mgr
On Tue, Jun 07, 2022 at 02:10:30PM +0300, Ivan Bornyakov wrote:
> Add Device Tree Binding doc for Microchip Polarfire FPGA Manager using
> slave SPI to load .dat formatted bitstream image.
>
> Signed-off-by: Ivan Bornyakov <i.bornyakov@...rotek.ru>
> Reviewed-by: Rob Herring <robh@...nel.org>
Signed-off-by: Xu Yilun <yilun.xu@...el.com>
> ---
> .../fpga/microchip,mpf-spi-fpga-mgr.yaml | 44 +++++++++++++++++++
> 1 file changed, 44 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/fpga/microchip,mpf-spi-fpga-mgr.yaml
>
> diff --git a/Documentation/devicetree/bindings/fpga/microchip,mpf-spi-fpga-mgr.yaml b/Documentation/devicetree/bindings/fpga/microchip,mpf-spi-fpga-mgr.yaml
> new file mode 100644
> index 000000000000..aee45cb15592
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/fpga/microchip,mpf-spi-fpga-mgr.yaml
> @@ -0,0 +1,44 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/fpga/microchip,mpf-spi-fpga-mgr.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Microchip Polarfire FPGA manager.
> +
> +maintainers:
> + - Ivan Bornyakov <i.bornyakov@...rotek.ru>
> +
> +description:
> + Device Tree Bindings for Microchip Polarfire FPGA Manager using slave SPI to
> + load the bitstream in .dat format.
> +
> +properties:
> + compatible:
> + enum:
> + - microchip,mpf-spi-fpga-mgr
> +
> + reg:
> + description: SPI chip select
> + maxItems: 1
> +
> + spi-max-frequency: true
> +
> +required:
> + - compatible
> + - reg
> +
> +additionalProperties: false
> +
> +examples:
> + - |
> + spi {
> + #address-cells = <1>;
> + #size-cells = <0>;
> +
> + fpga_mgr@0 {
> + compatible = "microchip,mpf-spi-fpga-mgr";
> + spi-max-frequency = <20000000>;
> + reg = <0>;
> + };
> + };
> --
> 2.35.1
>
Powered by blists - more mailing lists