[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1e92745e-6fa4-a3bd-d0cb-5c1f78efbead@quicinc.com>
Date: Wed, 15 Jun 2022 18:44:19 +0530
From: Krishna Chaitanya Chundru <quic_krichai@...cinc.com>
To: Stephen Boyd <swboyd@...omium.org>, <helgaas@...nel.org>
CC: <linux-pci@...r.kernel.org>, <linux-arm-msm@...r.kernel.org>,
<linux-kernel@...r.kernel.org>, <quic_vbadigan@...cinc.com>,
<quic_hemantk@...cinc.com>, <quic_ramkri@...cinc.com>,
<manivannan.sadhasivam@...aro.org>, Andy Gross <agross@...nel.org>,
"Bjorn Andersson" <bjorn.andersson@...aro.org>,
Stanimir Varbanov <svarbanov@...sol.com>,
Lorenzo Pieralisi <lorenzo.pieralisi@....com>,
"Rob Herring" <robh@...nel.org>,
Krzysztof WilczyĆski <kw@...ux.com>,
Bjorn Helgaas <bhelgaas@...gle.com>
Subject: Re: [PATCH v1] PCI: qcom: Allow L1 and its sub states on qcom dwc
wrapper
On 6/9/2022 3:47 AM, Stephen Boyd wrote:
> Quoting Krishna chaitanya chundru (2022-06-03 00:18:50)
>> Allow L1 and its sub-states in the qcom dwc pcie wrapper.
>> By default its disabled. So enable it explicitly.
>>
> Would be good to add some more details about why it's disabled by
> default. I guess it's disabled by default in the hardware and enabling
> it is OK to do unconditionally for all qcom dwc pcie devices?
This is disabled by default in the hardware. We can enable this for all
qcom devices unconditionally because
Adding this patch alone will not allow aspm transitions we need to
enable aspm configs. If particular devices doesn't want aspm
they can disable using aspm configs.
Powered by blists - more mailing lists