[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <27f5999e-40a6-311f-20f1-331a0f4447da@os.amperecomputing.com>
Date: Fri, 17 Jun 2022 14:08:55 +0700
From: Quan Nguyen <quan@...amperecomputing.com>
To: Wolfram Sang <wsa@...nel.org>, Corey Minyard <minyard@....org>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski@...onical.com>,
Joel Stanley <joel@....id.au>,
Andrew Jeffery <andrew@...id.au>,
Brendan Higgins <brendanhiggins@...gle.com>,
Benjamin Herrenschmidt <benh@...nel.crashing.org>,
openipmi-developer@...ts.sourceforge.net,
devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-aspeed@...ts.ozlabs.org, linux-kernel@...r.kernel.org,
linux-i2c@...r.kernel.org, openbmc@...ts.ozlabs.org,
Open Source Submission <patches@...erecomputing.com>,
Phong Vo <phong@...amperecomputing.com>,
"Thang Q . Nguyen" <thang@...amperecomputing.com>
Subject: Re: [PATCH v7 3/3] i2c: aspeed: Assert NAK when slave is busy
On 16/06/2022 19:29, Wolfram Sang wrote:
> Hi Quan,
>
>> On the first occurrence of I2C_SLAVE_WRITE_REQUESTED, the address is already
>> received with ACK. So if slave return -EBUSY, the NAK will occur on the next
>> Rx byte (on I2C_SLAVE_WRITE_RECEIVED event).
>
> This is exactly why I2C_SLAVE_WRITE_RECEIVED allows for an error code.
> From the docs:
>
> ===
>
> * I2C_SLAVE_WRITE_RECEIVED (mandatory)
>
> 'val': bus driver delivers received byte
>
> 'ret': 0 if the byte should be acked, some errno if the byte should be nacked
>
> Another I2C master has sent a byte to us which needs to be set in 'val'. If 'ret'
> is zero, the bus driver should ack this byte. If 'ret' is an errno, then the byte
> should be nacked.
>
> ===
>
> 'ret' is used to ACK/NACK the current byte in 'val'. That's exactly what
> you need, or? Does the aspeed driver not support acking the current
> byte?
>
It is true that aspeed driver does not support acking the current byte.
Setting ASPEED_I2CD_M_S_RX_CMD_LAST will take effect on the next Rx byte
as per my observation.
S-> Aw(ACK)-> RxD(ACK)-> Sr-> Ar-> TxD(ACK)-> ... -> TxD(NAK)-> P
(1) (2)
Currently, setting ASPEED_I2CD_M_S_RX_CMD_LAST in (1), on
I2C_SLAVE_WRITE_REQUESTED event, will make the NAK happen in (2) and
make the read stop.
If setting ASPEED_I2CD_M_S_RX_CMD_LAST on (2), ie: on
I2C_SLAVE_WRITE_RECEIVED event, the read from Master is never NAK
because there is no next Rx byte and Master is already switch to read
from Slave.
I understands that the return of
i2c_slave_event(slave, I2C_SLAVE_WRITE_REQUESTED, &value) is always 0 as
in Documentation/i2c/slave-interface.rst. But with this case, this is
the way to NAK on the first byte and I'm wonder if this particular case
would be supported somehow.
Thanks,
-- Quan
Powered by blists - more mailing lists