lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Tue, 21 Jun 2022 11:35:09 +0200 From: Andy Shevchenko <andy.shevchenko@...il.com> To: Aidan MacDonald <aidanmacdonald.0x0@...il.com> Cc: Mark Brown <broonie@...nel.org>, Andy Gross <agross@...nel.org>, Bjorn Andersson <bjorn.andersson@...aro.org>, Srinivas Kandagatla <srinivas.kandagatla@...aro.org>, Banajit Goswami <bgoswami@...eaurora.org>, Greg Kroah-Hartman <gregkh@...uxfoundation.org>, "Rafael J. Wysocki" <rafael@...nel.org>, Chanwoo Choi <cw00.choi@...sung.com>, Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>, Bartlomiej Zolnierkiewicz <b.zolnierkie@...sung.com>, MyungJoo Ham <myungjoo.ham@...sung.com>, Michael Walle <michael@...le.cc>, Linus Walleij <linus.walleij@...aro.org>, Bartosz Golaszewski <brgl@...ev.pl>, Thomas Gleixner <tglx@...utronix.de>, Marc Zyngier <maz@...nel.org>, Lee Jones <lee.jones@...aro.org>, Manivannan Sadhasivam <mani@...nel.org>, Cristian Ciocaltea <cristian.ciocaltea@...il.com>, Chen-Yu Tsai <wens@...e.org>, tharvey@...eworks.com, rjones@...eworks.com, Matti Vaittinen <mazziesaccount@...il.com>, orsonzhai@...il.com, baolin.wang7@...il.com, zhang.lyra@...il.com, Jernej Skrabec <jernej.skrabec@...il.com>, Samuel Holland <samuel@...lland.org>, Liam Girdwood <lgirdwood@...il.com>, Jaroslav Kysela <perex@...ex.cz>, Takashi Iwai <tiwai@...e.com>, Linux Kernel Mailing List <linux-kernel@...r.kernel.org>, "open list:GPIO SUBSYSTEM" <linux-gpio@...r.kernel.org>, linux-actions@...ts.infradead.org, linux-arm-msm <linux-arm-msm@...r.kernel.org>, linux-arm Mailing List <linux-arm-kernel@...ts.infradead.org>, linux-sunxi@...ts.linux.dev, ALSA Development Mailing List <alsa-devel@...a-project.org> Subject: Re: [PATCH 18/49] mfd: qcom-pm8008: Add broken_mask_unmask irq chip flag On Mon, Jun 20, 2022 at 10:08 PM Aidan MacDonald <aidanmacdonald.0x0@...il.com> wrote: > > The qcom-pm8008 appears to use "1 to enable" convention for > enabling interrupts, with separate set and clear registers. > It's relying on masks and unmasks being inverted from their It relies > intuitive meaning, so it needs the broken_mask_unmask flag. How has it worked until now? -- With Best Regards, Andy Shevchenko
Powered by blists - more mailing lists