[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20220621113653.2354462-1-bharat.kumar.gogada@xilinx.com>
Date: Tue, 21 Jun 2022 17:06:51 +0530
From: Bharat Kumar Gogada <bharat.kumar.gogada@...inx.com>
To: <linux-pci@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
<devicetree@...r.kernel.org>
CC: <lorenzo.pieralisi@....com>, <bhelgaas@...gle.com>,
<michals@...inx.com>, <robh@...nel.org>,
Bharat Kumar Gogada <bharat.kumar.gogada@...inx.com>
Subject: [PATCH v5 0/2] Add support for Xilinx Versal CPM5 Root Port
Xilinx Versal Premium series has CPM5 block which supports Root Port
functioning at Gen5 speed.
Xilinx Versal CPM5 has few changes with existing CPM block.
- CPM5 has dedicated register space for control and status registers.
- CPM5 legacy interrupt handling needs additonal register bit
to enable and handle legacy interrupts.
Changes in v5:
- Added of_device_get_match_data to identify CPM version.
Bharat Kumar Gogada (2):
dt-bindings: PCI: xilinx-cpm: Add Versal CPM5 Root Port
PCI: xilinx-cpm: Add support for Versal CPM5 Root Port
.../bindings/pci/xilinx-versal-cpm.yaml | 48 ++++++++++++--
drivers/pci/controller/pcie-xilinx-cpm.c | 62 ++++++++++++++++++-
2 files changed, 103 insertions(+), 7 deletions(-)
--
2.17.1
Powered by blists - more mailing lists