lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Date:   Wed, 22 Jun 2022 17:19:51 +0800
From:   Jilin Yuan <yuanjilin@...rlc.com>
To:     catalin.marinas@....com, will@...nel.org
Cc:     maz@...nel.org, joey.gouly@....com, broonie@...nel.org,
        linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
        Jilin Yuan <yuanjilin@...rlc.com>
Subject: [PATCH] arm64:kernel:Fix typo in comment

Delete the redundant word 'ARM'.

Signed-off-by: Jilin Yuan <yuanjilin@...rlc.com>
---
 arch/arm64/kernel/cpuinfo.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm64/kernel/cpuinfo.c b/arch/arm64/kernel/cpuinfo.c
index 8eff0a34ffd4..bf61222c2c69 100644
--- a/arch/arm64/kernel/cpuinfo.c
+++ b/arch/arm64/kernel/cpuinfo.c
@@ -241,7 +241,7 @@ static struct kobj_type cpuregs_kobj_type = {
 };
 
 /*
- * The ARM ARM uses the phrase "32-bit register" to describe a register
+ * The ARM uses the phrase "32-bit register" to describe a register
  * whose upper 32 bits are RES0 (per C5.1.1, ARM DDI 0487A.i), however
  * no statement is made as to whether the upper 32 bits will or will not
  * be made use of in future, and between ARM DDI 0487A.c and ARM DDI
-- 
2.36.1

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ