lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20220624031017.3247656-1-niravkumar.l.rabara@intel.com>
Date:   Fri, 24 Jun 2022 11:10:17 +0800
From:   niravkumar.l.rabara@...el.com
To:     dinguyen@...nel.org
Cc:     devicetree@...r.kernel.org, krzysztof.kozlowski+dt@...aro.org,
        linux-kernel@...r.kernel.org, niravkumar.l.rabara@...el.com,
        robh+dt@...nel.org
Subject: Re: [PATCH] arm64: dts: altera: socfpga_stratix10: move clocks out of soc node

>
>Take that back. Your changes are fine, but you need to update the board 
>files as well. i.e socfpga_stratix10_socdk.dts
>
>
>--- a/arch/arm64/boot/dts/altera/socfpga_stratix10_socdk.dts
>+++ b/arch/arm64/boot/dts/altera/socfpga_stratix10_socdk.dts
>@@ -52,12 +52,6 @@ ref_033v: regulator-v-ref {
>         };
>
>         soc {
>               clocks {
>                       osc1 {
>                               clock-frequency = <25000000>;
>                       };
>               };
>
>                eccmgr {
>                         sdmmca-ecc@...c8c00 {
>                                 compatible = "altr,socfpga-s10-sdmmc-ecc",
>@@ -113,6 +107,10 @@ &mmc {
>         bus-width = <4>;
>  };
>
>+&osc1 {
>+       clock-frequency = <25000000>;
>+};
>+

Sorry I missed this change, will update in v2 patch.

Thanks,
Nirav

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ