| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <e34b886c276805f4778d8eb5cd2fe7314efc08f9.camel@mediatek.com>
Date: Fri, 24 Jun 2022 10:13:31 +0800
From: Wenbin Mei <wenbin.mei@...iatek.com>
To: "Nícolas F. R. A. Prado" <nfraprado@...labora.com>,
Ulf Hansson <ulf.hansson@...aro.org>
CC: <kernel@...labora.com>,
AngeloGioacchino Del Regno
<angelogioacchino.delregno@...labora.com>,
Chaotian Jing <chaotian.jing@...iatek.com>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Matthias Brugger <matthias.bgg@...il.com>,
Rob Herring <robh+dt@...nel.org>, <devicetree@...r.kernel.org>,
<linux-arm-kernel@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>,
<linux-mediatek@...ts.infradead.org>, <linux-mmc@...r.kernel.org>
Subject: Re: [PATCH v2] dt-bindings: mmc: mtk-sd: Set clocks based on
compatible
On Thu, 2022-06-23 at 11:40 -0400, Nícolas F. R. A. Prado wrote:
> The binding was describing a single clock list for all platforms, but
> that's not really suitable: mt2712 requires an extra 'bus_clk' on
> some
> of its controllers, while mt8192 requires four different extra
> clocks.
> The rest of the platforms can share the same 3 clocks, with the third
> being optional as it's not present on all platforms.
>
> Move the clock definitions inside if blocks that match on the
> compatibles. In practice this gets rid of dtbs_check warnings on
> mt8192,
> since the 'bus_clk' clock from mt2712 is no longer expected on this
> platform.
>
> Fixes: 59a23395d8aa ("dt-bindings: mmc: Add support for MT8192 SoC")
> Signed-off-by: Nícolas F. R. A. Prado <nfraprado@...labora.com>
>
Reviewed-by: Wenbin Mei <wenbin.mei@...iatek.com>
> ---
> v1:
> https://lore.kernel.org/all/20220617230114.2438875-1-nfraprado@collabora.com
>
> Changes in v2:
> - Kept widest minItems/maxItems outside the if blocks
>
> .../devicetree/bindings/mmc/mtk-sd.yaml | 111 +++++++++++++---
> --
> 1 file changed, 81 insertions(+), 30 deletions(-)
>
> diff --git a/Documentation/devicetree/bindings/mmc/mtk-sd.yaml
> b/Documentation/devicetree/bindings/mmc/mtk-sd.yaml
> index 2a2e9fa8c188..5e73218d2e6e 100644
> --- a/Documentation/devicetree/bindings/mmc/mtk-sd.yaml
> +++ b/Documentation/devicetree/bindings/mmc/mtk-sd.yaml
> @@ -10,9 +10,6 @@ maintainers:
> - Chaotian Jing <chaotian.jing@...iatek.com>
> - Wenbin Mei <wenbin.mei@...iatek.com>
>
> -allOf:
> - - $ref: mmc-controller.yaml#
> -
> properties:
> compatible:
> oneOf:
> @@ -49,27 +46,11 @@ properties:
> description:
> Should contain phandle for the clock feeding the MMC
> controller.
> minItems: 2
> - items:
> - - description: source clock (required).
> - - description: HCLK which used for host (required).
> - - description: independent source clock gate (required for
> MT2712).
> - - description: bus clock used for internal register access
> (required for MT2712 MSDC0/3).
> - - description: msdc subsys clock gate (required for MT8192).
> - - description: peripheral bus clock gate (required for
> MT8192).
> - - description: AXI bus clock gate (required for MT8192).
> - - description: AHB bus clock gate (required for MT8192).
> + maxItems: 7
>
> clock-names:
> minItems: 2
> - items:
> - - const: source
> - - const: hclk
> - - const: source_cg
> - - const: bus_clk
> - - const: sys_cg
> - - const: pclk_cg
> - - const: axi_cg
> - - const: ahb_cg
> + maxItems: 7
>
> interrupts:
> maxItems: 1
> @@ -171,15 +152,85 @@ required:
> - vmmc-supply
> - vqmmc-supply
>
> -if:
> - properties:
> - compatible:
> - contains:
> - const: mediatek,mt8183-mmc
> -then:
> - properties:
> - reg:
> - minItems: 2
> +allOf:
> + - $ref: mmc-controller.yaml#
> + - if:
> + properties:
> + compatible:
> + contains:
> + const: mediatek,mt8183-mmc
> + then:
> + properties:
> + reg:
> + minItems: 2
> + - if:
> + properties:
> + compatible:
> + contains:
> + const: mediatek,mt8192-mmc
> + then:
> + properties:
> + clocks:
> + items:
> + - description: source clock
> + - description: HCLK which used for host
> + - description: independent source clock gate
> + - description: msdc subsys clock gate
> + - description: peripheral bus clock gate
> + - description: AXI bus clock gate
> + - description: AHB bus clock gate
> + clock-names:
> + items:
> + - const: source
> + - const: hclk
> + - const: source_cg
> + - const: sys_cg
> + - const: pclk_cg
> + - const: axi_cg
> + - const: ahb_cg
> + - if:
> + properties:
> + compatible:
> + contains:
> + const: mediatek,mt2712-mmc
> + then:
> + properties:
> + clocks:
> + minItems: 3
> + items:
> + - description: source clock
> + - description: HCLK which used for host
> + - description: independent source clock gate
> + - description: bus clock used for internal register
> access (required for MSDC0/3).
> + clock-names:
> + minItems: 3
> + items:
> + - const: source
> + - const: hclk
> + - const: source_cg
> + - const: bus_clk
> + - if:
> + not:
> + properties:
> + compatible:
> + contains:
> + enum:
> + - mediatek,mt2712-mmc
> + - mediatek,mt8192-mmc
> + then:
> + properties:
> + clocks:
> + minItems: 2
> + items:
> + - description: source clock
> + - description: HCLK which used for host
> + - description: independent source clock gate
> + clock-names:
> + minItems: 2
> + items:
> + - const: source
> + - const: hclk
> + - const: source_cg
>
> unevaluatedProperties: false
>
Powered by blists - more mailing lists