lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 30 Jun 2022 10:38:57 +0100 From: Jon Hunter <jonathanh@...dia.com> To: Kartik <kkartik@...dia.com>, daniel.lezcano@...aro.org, tglx@...utronix.de, robh+dt@...nel.org, krzk+dt@...nel.org, thierry.reding@...il.com, spujar@...dia.com, akhilrajeev@...dia.com, rgumasta@...dia.com, pshete@...dia.com, vidyas@...dia.com, mperttunen@...dia.com, mkumard@...dia.com, linux-kernel@...r.kernel.org, devicetree@...r.kernel.org, linux-tegra@...r.kernel.org Subject: Re: [PATCH v2 6/6] arm64: tegra: Enable native timers on Tegra234 On 29/06/2022 19:29, Kartik wrote: > The native timers IP block found on NVIDIA Tegra SoCs implements a > watchdog timer that can be used to recover from system hangs. Add and > enable the device tree node on Tegra234. > > Signed-off-by: Kartik <kkartik@...dia.com> > --- > arch/arm64/boot/dts/nvidia/tegra234.dtsi | 22 ++++++++++++++++++++++ > 1 file changed, 22 insertions(+) > > diff --git a/arch/arm64/boot/dts/nvidia/tegra234.dtsi b/arch/arm64/boot/dts/nvidia/tegra234.dtsi > index cf611eff7f6b..aa8ceb3c329b 100644 > --- a/arch/arm64/boot/dts/nvidia/tegra234.dtsi > +++ b/arch/arm64/boot/dts/nvidia/tegra234.dtsi > @@ -519,6 +519,28 @@ > status = "okay"; > }; > > + timer@...0000 { > + compatible = "nvidia,tegra234-timer"; > + reg = <0x02080000 0x00121000>; > + interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>; > + status = "okay"; > + }; > + > gpio: gpio@...0000 { > compatible = "nvidia,tegra234-gpio"; > reg-names = "security", "gpio"; Reviewed-by: Jon Hunter <jonathanh@...dia.com> Thanks! Jon -- nvpublic
Powered by blists - more mailing lists