linux-kernel - Re: [PATCH] riscv: dts: microchip: hook up the mpfs' l2cache

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Tue,  5 Jul 2022 17:36:23 +0100
From:   Conor Dooley <mail@...chuod.ie>
To:     palmer@...belt.com, linux-riscv@...ts.infradead.org,
        daire.mcnamara@...rochip.com, palmer@...osinc.com,
        ivan.griffin@...rochip.com, conor@...nel.org
Cc:     Conor Dooley <conor.dooley@...rochip.com>,
        devicetree@...r.kernel.org, paul.walmsley@...ive.com,
        krzysztof.kozlowski+dt@...aro.org, atishp@...shpatra.org,
        aou@...s.berkeley.edu, sudeep.holla@....com, robh+dt@...nel.org,
        linux-kernel@...r.kernel.org
Subject: Re: [PATCH] riscv: dts: microchip: hook up the mpfs' l2cache

From: Conor Dooley <conor.dooley@...rochip.com>

On Wed, 29 Jun 2022 21:07:33 +0100, Conor Dooley wrote:
> From: Conor Dooley <conor.dooley@...rochip.com>
> 
> The initial PolarFire SoC devicetree must have been forked off from
> the fu540 one prior to the addition of l2cache controller support being
> added there. When the controller node was added to mpfs.dtsi, it was
> not hooked up to the CPUs & thus sysfs reports an incorrect cache
> configuration. Hook it up.
> 
> [...]

Applied to dt-fixes, thanks!

[1/1] riscv: dts: microchip: hook up the mpfs' l2cache
      https://git.kernel.org/conor/c/efa310ba0071

Thanks,
Conor.