[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <YsPW6VKjMGP0qKSg@matsya>
Date: Tue, 5 Jul 2022 11:45:05 +0530
From: Vinod Koul <vkoul@...nel.org>
To: Vidya Sagar <vidyas@...dia.com>
Cc: bhelgaas@...gle.com, lorenzo.pieralisi@....com, robh+dt@...nel.org,
thierry.reding@...il.com, jonathanh@...dia.com, kishon@...com,
kw@...ux.com, krzk@...nel.org, p.zabel@...gutronix.de,
mperttunen@...dia.com, linux-pci@...r.kernel.org,
devicetree@...r.kernel.org, linux-tegra@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-phy@...ts.infradead.org,
kthota@...dia.com, mmaddireddy@...dia.com, sagar.tv@...il.com
Subject: Re: [PATCH V3 08/11] phy: tegra: Add PCIe PIPE2UPHY support for
Tegra234
On 29-06-22, 11:34, Vidya Sagar wrote:
> Synopsys DesignWare core based PCIe controllers in Tegra234 SoC
> interface with Universal PHY (UPHY) module through a PIPE2UPHY (P2U)
> module. For each PCIe lane of a controller, there is a P2U unit
> instantiated at hardware level. This driver provides support for the
> programming required for each P2U that is going to be used for a PCIe
> controller.
Applied, thanks
--
~Vinod
Powered by blists - more mailing lists