lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:   Tue, 5 Jul 2022 14:47:51 -0600
From:   Rob Herring <robh@...nel.org>
To:     Kartik <kkartik@...dia.com>
Cc:     thierry.reding@...il.com, devicetree@...r.kernel.org,
        akhilrajeev@...dia.com, tglx@...utronix.de, sumitg@...dia.com,
        rgumasta@...dia.com, pshete@...dia.com, vidyas@...dia.com,
        krzysztof.kozlowski+dt@...aro.org, jonathanh@...dia.com,
        linux-tegra@...r.kernel.org, amhetre@...dia.com,
        daniel.lezcano@...aro.org, robh+dt@...nel.org, spujar@...dia.com,
        linux-kernel@...r.kernel.org, mperttunen@...dia.com
Subject: Re: [PATCH v3 1/6] dt-bindings: timer: Add Tegra186 & Tegra234 Timer

On Mon, 04 Jul 2022 13:43:37 +0530, Kartik wrote:
> The Tegra186 timer provides ten 29-bit timer counters and one 32-bit
> timestamp counter. The Tegra234 timer provides sixteen 29-bit timer
> counters and one 32-bit timestamp counter. Each NV timer selects its
> timing reference signal from the 1 MHz reference generated by USEC,
> TSC or either clk_m or OSC. Each TMR can be programmed to generate
> one-shot, periodic, or watchdog interrupts.
> 
> Signed-off-by: Kartik <kkartik@...dia.com>
> ---
>  .../bindings/timer/nvidia,tegra186-timer.yaml | 109 ++++++++++++++++++
>  1 file changed, 109 insertions(+)
>  create mode 100644 Documentation/devicetree/bindings/timer/nvidia,tegra186-timer.yaml
> 

Reviewed-by: Rob Herring <robh@...nel.org>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ