lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Wed, 6 Jul 2022 10:39:16 +0200 From: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org> To: Christian Marangi <ansuelsmth@...il.com>, Andy Gross <agross@...nel.org>, Bjorn Andersson <bjorn.andersson@...aro.org>, Konrad Dybcio <konrad.dybcio@...ainline.org>, Rob Herring <robh+dt@...nel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>, linux-arm-msm@...r.kernel.org, devicetree@...r.kernel.org, linux-kernel@...r.kernel.org Cc: Jonathan McDowell <noodles@...th.li> Subject: Re: [PATCH 09/13] ARM: dts: qcom: add smem node for ipq8064 On 05/07/2022 15:39, Christian Marangi wrote: > Add missing smem node for ipq8064. > > Signed-off-by: Christian Marangi <ansuelsmth@...il.com> > Tested-by: Jonathan McDowell <noodles@...th.li> > --- > arch/arm/boot/dts/qcom-ipq8064.dtsi | 18 ++++++++++++++++++ > 1 file changed, 18 insertions(+) > > diff --git a/arch/arm/boot/dts/qcom-ipq8064.dtsi b/arch/arm/boot/dts/qcom-ipq8064.dtsi > index b5aede3d7ccf..98527a7d885e 100644 > --- a/arch/arm/boot/dts/qcom-ipq8064.dtsi > +++ b/arch/arm/boot/dts/qcom-ipq8064.dtsi > @@ -908,6 +908,11 @@ lcc: clock-controller@...00000 { > #reset-cells = <1>; > }; > > + sfpb_mutex_block: syscon@...0600 { > + compatible = "syscon"; syscon alone is not allowed. > + reg = <0x01200600 0x100>; > + }; > + > pcie0: pci@...00000 { > compatible = "qcom,pcie-ipq8064"; > reg = <0x1b500000 0x1000 > @@ -1332,4 +1337,17 @@ sdcc3: mmc@...80000 { > }; > }; > }; > + > + sfpb_mutex: sfpb-mutex { Generic node names, so hwlock > + compatible = "qcom,sfpb-mutex"; > + syscon = <&sfpb_mutex_block 4 4>; > + > + #hwlock-cells = <1>; > + }; > + > + smem { > + compatible = "qcom,smem"; > + memory-region = <&smem>; > + hwlocks = <&sfpb_mutex 3>; > + }; > }; Best regards, Krzysztof
Powered by blists - more mailing lists