lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 07 Jul 2022 11:16:55 +0100 From: Marc Zyngier <maz@...nel.org> To: Jianmin Lv <lvjianmin@...ngson.cn> Cc: Thomas Gleixner <tglx@...utronix.de>, linux-kernel@...r.kernel.org, Hanjun Guo <guohanjun@...wei.com>, Lorenzo Pieralisi <lorenzo.pieralisi@....com>, Jiaxun Yang <jiaxun.yang@...goat.com>, Huacai Chen <chenhuacai@...ngson.cn> Subject: Re: [PATCH V14 02/15] APCI: irq: Add support for multiple GSI domains On Sun, 03 Jul 2022 09:45:19 +0100, Jianmin Lv <lvjianmin@...ngson.cn> wrote: > > From: Marc Zyngier <maz@...nel.org> > > In an unfortunate departure from the ACPI spec, the LoongArch > architecture split its GSI space across multiple interrupt > controllers. > > In order to be able to reuse the core code and prevent > architectures from reinventing an already square wheel, offer > the arch code the ability to register a dispatcher function > that will return the domain fwnode for a given GSI. > > The ARM GIC drivers are updated to support this (with a single > domain, as intended). > > Signed-off-by: Marc Zyngier <maz@...nel.org> > Cc: Hanjun Guo <guohanjun@...wei.com> > Cc: Lorenzo Pieralisi <lorenzo.pieralisi@....com> > Signed-off-by: Jianmin Lv <lvjianmin@...ngson.cn> This patch was reviewed and tested by Hanjun. Why aren't the tags included here? M. -- Without deviation from the norm, progress is not possible.
Powered by blists - more mailing lists