[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date: Thu, 7 Jul 2022 16:43:40 +0200
From: Matthias Brugger <matthias.bgg@...il.com>
To: Xiangsheng Hou <xiangsheng.hou@...iatek.com>, robh+dt@...nel.org,
krzysztof.kozlowski+dt@...aro.org
Cc: devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org, bin.zhang@...iatek.com,
benliang.zhao@...iatek.com, linux-mediatek@...ts.infradead.org
Subject: Re: [PATCH v2 1/2] arm64: dts: mt8173: Fix nor_flash node
On 30/06/2022 11:01, Xiangsheng Hou wrote:
> Add axi clock since the driver change to DMA mode which need
> to enable axi clock. And change spi clock to 26MHz as default.
>
> Signed-off-by: Xiangsheng Hou <xiangsheng.hou@...iatek.com>
Applied, thanks!
> ---
> arch/arm64/boot/dts/mediatek/mt8173.dtsi | 7 +++++--
> 1 file changed, 5 insertions(+), 2 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/mediatek/mt8173.dtsi b/arch/arm64/boot/dts/mediatek/mt8173.dtsi
> index 40d7b47fc52e..e603170100af 100644
> --- a/arch/arm64/boot/dts/mediatek/mt8173.dtsi
> +++ b/arch/arm64/boot/dts/mediatek/mt8173.dtsi
> @@ -790,9 +790,12 @@ thermal: thermal@...0b000 {
> nor_flash: spi@...0d000 {
> compatible = "mediatek,mt8173-nor";
> reg = <0 0x1100d000 0 0xe0>;
> + assigned-clocks = <&topckgen CLK_TOP_SPI_SEL>;
> + assigned-clock-parents = <&clk26m>;
> clocks = <&pericfg CLK_PERI_SPI>,
> - <&topckgen CLK_TOP_SPINFI_IFR_SEL>;
> - clock-names = "spi", "sf";
> + <&topckgen CLK_TOP_SPINFI_IFR_SEL>,
> + <&pericfg CLK_PERI_NFI>;
> + clock-names = "spi", "sf", "axi";
> #address-cells = <1>;
> #size-cells = <0>;
> status = "disabled";
Powered by blists - more mailing lists