[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20220713105910.931983-1-lewis.hanly@microchip.com>
Date: Wed, 13 Jul 2022 11:59:09 +0100
From: <lewis.hanly@...rochip.com>
To: <linux-gpio@...r.kernel.org>, <linux-riscv@...ts.infradead.org>,
<linus.walleij@...aro.org>, <brgl@...ev.pl>,
<linux-kernel@...r.kernel.org>, <palmer@...belt.com>,
<maz@...nel.org>
CC: <conor.dooley@...rochip.com>, <daire.mcnamara@...rochip.com>,
<lewis.hanly@...rochip.com>
Subject: [PATCH v2 0/1] Add Polarfire SoC GPIO support
From: Lewis Hanly <lewis.hanly@...rochip.com>
Add a driver to support the Polarfire SoC gpio controller.
Tested with 5.19-rc5
MPFS gpio interrupts can be configured as direct or
non direct connections to the PLIC (Platform Level Interrupt Controller).
GPIO_INTERRUPT_FAB_CR(31:0) system register will enable GPIO2(31:0)
corresponding interrupt on PLIC. e.g. If GPIO_INTERRUPT_FAB_CR bit0 is set
then GPIO2 bit0 interrupt is available on the direct input pin on the PLIC.
Changes in v2:
Use raw_spinlock.
Use __assign_bit() to assign bit, added a bool variable for value.
Remove unnecessary checking gpio_index.
Remove default from switch statement.
Use const for irq_chip, name updated and use mask/unmask.
Use latest kernel api irq set_chip.
Implemented hierarchical interrupt chip support, although
suggested to use chained interrupt flow I believe this fits better.
Lewis Hanly (1):
gpio: mpfs: add polarfire soc gpio support
drivers/gpio/Kconfig | 9 +
drivers/gpio/Makefile | 1 +
drivers/gpio/gpio-mpfs.c | 379 +++++++++++++++++++++++++++++++++++++++
3 files changed, 389 insertions(+)
create mode 100644 drivers/gpio/gpio-mpfs.c
--
2.25.1
Powered by blists - more mailing lists