[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <d04ef271-9404-481c-f2fa-268ff51ee3dc@linaro.org>
Date: Tue, 19 Jul 2022 15:13:11 +0200
From: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
To: Charles Keepax <ckeepax@...nsource.cirrus.com>
Cc: Mark Brown <broonie@...nel.org>,
Greg Kroah-Hartman <gregkh@...uxfoundation.org>,
"Rafael J. Wysocki" <rafael@...nel.org>,
linux-kernel@...r.kernel.org,
Srinivas Kandagatla <srinivas.kandagatla@...aro.org>,
Kuninori Morimoto <kuninori.morimoto.gx@...esas.com>,
Bjorn Andersson <bjorn.andersson@...aro.org>
Subject: Re: [PATCH] regmap: support regmap_field_write() on non-readable
fields
On 19/07/2022 14:54, Charles Keepax wrote:
> On Tue, Jul 19, 2022 at 02:14:46PM +0200, Krzysztof Kozlowski wrote:
>> Current implementation of regmap_field_write() performs an update of
>> register (read+write), therefore it ignores regmap read-restrictions and
>> is not suitable for write-only registers (e.g. interrupt clearing).
>>
>> Extend regmap_field_write() and regmap_field_force_write() to check if
>> register is readable and only then perform an update. In the other
>> case, it is expected that mask of field covers entire register thus a
>> full write is allowed.
>>
>> Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
>>
>> ---
>>
>> Cc: Srinivas Kandagatla <srinivas.kandagatla@...aro.org>
>> Cc: Charles Keepax <ckeepax@...nsource.cirrus.com>
>> Cc: Kuninori Morimoto <kuninori.morimoto.gx@...esas.com>
>> Cc: Bjorn Andersson <bjorn.andersson@...aro.org>
>> ---
>> drivers/base/regmap/regmap.c | 50 ++++++++++++++++++++++++++++++++++++
>> include/linux/regmap.h | 15 ++---------
>> 2 files changed, 52 insertions(+), 13 deletions(-)
>>
>> diff --git a/drivers/base/regmap/regmap.c b/drivers/base/regmap/regmap.c
>> index 0caa5690c560..4d18a34f7b2c 100644
>> --- a/drivers/base/regmap/regmap.c
>> +++ b/drivers/base/regmap/regmap.c
>> @@ -2192,6 +2192,56 @@ int regmap_noinc_write(struct regmap *map, unsigned int reg,
>> }
>> EXPORT_SYMBOL_GPL(regmap_noinc_write);
>>
>> +static int _regmap_field_write_or_update(struct regmap_field *field,
>> + unsigned int val, bool *change,
>> + bool async, bool force)
>> +{
>> + unsigned int mask = (~0 << field->shift) & field->mask;
>> + unsigned int map_val_mask, map_val_mask_h;
>> + int ret;
>> +
>> + if (regmap_readable(field->regmap, field->reg))
>> + return regmap_update_bits_base(field->regmap, field->reg,
>> + mask, val << field->shift,
>> + change, async, force);
>> +
>
> I think this will break other valid use-cases, regmap_readable (I
> believe) returns if the register is physically readable, however
> it should still be possible to use update bits if the register is
> in the cache even if it can't physically be read. So really you
> need to fall into this path if it is readable or in the cache.
But what type of real use case this would be trying to solve? Either
register is readable or not. The presence of cache is just optimization
and does not change the fact that we cannot read from register thus no
need to go via updates.
>
> Which does I guess also raise the question if your problem would
> be better solved with caching the register?
And how the value would appear in the cache? Since register cannot be
read, I expect the cache to be filled on first update. First update
would be read+write, so we are stuck again.
Best regards,
Krzysztof
Powered by blists - more mailing lists