lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:   Thu, 21 Jul 2022 21:16:53 +0200
From:   Greg KH <gregkh@...uxfoundation.org>
To:     kah.jing.lee@...el.com
Cc:     linux-kernel@...r.kernel.org, arnd@...db.de,
        rafael.j.wysocki@...el.com, tien.sung.ang@...el.com,
        dinh.nguyen@...el.com, Zhou Furong <furong.zhou@...el.com>,
        Pierre-Louis Bossart <pierre-louis.bossart@...ux.intel.com>
Subject: Re: [PATCH v2 2/3] dt-bindings: misc: intel_sysid: Add the system id
 binding for Altera(Intel) FPGA platform

On Thu, Jul 21, 2022 at 08:32:17PM +0800, kah.jing.lee@...el.com wrote:
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/misc/intel,socfpga-sysid.yaml
> @@ -0,0 +1,41 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +# Copyright (C) 2022, Intel Corporation.
> +# Copyright (C) 2013-2015, Altera Corporation.
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/misc/intel,socfpga-sysid.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Altera(Intel) Sysid IP core driver
> +
> +maintainers:
> +  - Arnd Bergmann <arnd@...db.de>
> +  - Greg Kroah-Hartman <gregkh@...uxfoundation.org>

You want me to maintain an Intel-only file?   Great, where do I send my
billing rates to?  :)

thanks,

greg k-h

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ