[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <MW3PR12MB4411E1D8389270BDFFB6DC60BA959@MW3PR12MB4411.namprd12.prod.outlook.com>
Date: Mon, 25 Jul 2022 04:41:54 +0000
From: "Gogada, Bharat Kumar" <bharat.kumar.gogada@....com>
To: Bjorn Helgaas <helgaas@...nel.org>,
Bharat Kumar Gogada <bharat.kumar.gogada@...inx.com>
CC: "linux-pci@...r.kernel.org" <linux-pci@...r.kernel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"bhelgaas@...gle.com" <bhelgaas@...gle.com>,
"michals@...inx.com" <michals@...inx.com>
Subject: RE: [PATCH v6 0/2] Add support for Xilinx Versal CPM5 Root Port
Thanks Bjorn.
> On Tue, Jul 05, 2022 at 04:26:44PM +0530, Bharat Kumar Gogada wrote:
> > Xilinx Versal Premium series has CPM5 block which supports Root Port
> > functioning at Gen5 speed.
> >
> > Xilinx Versal CPM5 has few changes with existing CPM block.
> > - CPM5 has dedicated register space for control and status registers.
> > - CPM5 legacy interrupt handling needs additional register bit
> > to enable and handle legacy interrupts.
> >
> > Changes in v6:
> > - Added of_device_get_match_data to identify CPM version.
> > - Used enum values to differentiate CPM version.
> >
> > Bharat Kumar Gogada (2):
> > dt-bindings: PCI: xilinx-cpm: Add Versal CPM5 Root Port
> > PCI: xilinx-cpm: Add support for Versal CPM5 Root Port
> >
> > .../bindings/pci/xilinx-versal-cpm.yaml | 38 ++++++++++-
> > drivers/pci/controller/pcie-xilinx-cpm.c | 64 ++++++++++++++++++-
> > 2 files changed, 98 insertions(+), 4 deletions(-)
>
> Applied to pci/ctrl/xilinx-cpm for v5.20, thanks!
>
> I tweaked the driver patch to test:
>
> if (port->variant->version == CPM5)
>
> instead of just:
>
> if (port->variant->version)
>
> so it doesn't depend on the enum values.
Powered by blists - more mailing lists