[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date: Mon, 8 Aug 2022 12:21:36 +0300
From: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
To: Vadym Kochan <vadym.kochan@...ision.eu>,
Hu Ziji <huziji@...vell.com>,
Ulf Hansson <ulf.hansson@...aro.org>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>,
Adrian Hunter <adrian.hunter@...el.com>,
linux-mmc@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org
Cc: Elad Nachman <enachman@...vell.com>
Subject: Re: [PATCH 3/3] arm64: dts: marvell: Add DTSI to fix Xenon SDHCI 2G
limitation on AC5 SoC
On 06/08/2022 11:58, Vadym Kochan wrote:
> +
> + soc {
> + sdhci: sdhci@...c0000 {
> + compatible = "marvell,ac5-sdhci";
> + reg = <0x0 0x805c0000 0x0 0x300>;
> + interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
> + clocks = <&cnm_clock>;
> + clock-names = "core";
> + marvell,ac5-sdhci-dma-bounce-pool = <&sdhci_dma_bounce_pool>;
Undocumented property.
Best regards,
Krzysztof
Powered by blists - more mailing lists