Message-ID: <CAJ9a7VhmdEN14NfTfw8ioU=eZrGedhOdenFN85rbMur_OGAEZg@mail.gmail.com>
Date:   Mon, 15 Aug 2022 20:04:22 +0100
From:   Mike Leach <mike.leach@...aro.org>
To:     Arnaldo Carvalho de Melo <acme@...nel.org>
Cc:     coresight@...ts.linaro.org, linux-arm-kernel@...ts.infradead.org,
        linux-kernel@...r.kernel.org, mathieu.poirier@...aro.org,
        suzuki.poulose@....com, peterz@...radead.org, mingo@...hat.com,
        linux-perf-users@...r.kernel.org, leo.yan@...aro.org,
        quic_jinlmao@...cinc.com
Subject: Re: [PATCH v3 00/13] coresight: Add new API to allocate trace source
 ID values

Hi Arnaldo,

On Fri, 12 Aug 2022 at 20:50, Arnaldo Carvalho de Melo <acme@...nel.org> wrote:
>
> Em Tue, Aug 09, 2022 at 11:33:48PM +0100, Mike Leach escreveu:
> > The current method for allocating trace source ID values to sources is
> > to use a fixed algorithm for CPU based sources of (cpu_num * 2 + 0x10).
> > The STM is allocated ID 0x1.
>
> So I'll wait for the kernel bits to get into the ARM architecture tree
> to then process the userspace bits.
>
> Would be great to have Tested-by/Reviewed-by from pehole actually
> testing these patches on the hardware where these features are
> available.
>
Agreed, although the issue is not hardware - this is a fix of a
software issue that just happens to manifest on more modern hardware,
though can be tested on anything.

That said, you should wait for v4 as the kernel test bot has picked
something up that requires attention.

Thanks

Mike

> - Arnaldo
>
> > This fixed algorithm is used in both the CoreSight driver code, and by
> > perf when writing the trace metadata in the AUXTRACE_INFO record.
> >
> > The method needs replacing as currently:-
> > 1. It is inefficient in using available IDs.
> > 2. Does not scale to larger systems with many cores and the algorithm
> > has no limits so will generate invalid trace IDs for cpu number > 44.
> >
> > Additionally requirements to allocate additional system IDs on some
> > systems have been seen.
> >
> > This patch set  introduces an API that allows the allocation of trace IDs
> > in a dynamic manner.
> >
> > Architecturally reserved IDs are never allocated, and the system is
> > limited to allocating only valid IDs.
> >
> > Each of the current trace sources ETM3.x, ETM4.x and STM is updated to use
> > the new API.
> >
> > For the ETMx.x devices IDs are allocated on certain events
> > a) When using sysfs, an ID will be allocated on hardware enable, or a read of
> > sysfs TRCTRACEID register and freed when the sysfs reset is written.
> >
> > b) When using perf, ID is allocated on during setup AUX event, and freed on
> > event free. IDs are communicated using the AUX_OUTPUT_HW_ID packet.
> > The ID allocator is notified when perf sessions start and stop
> > so CPU based IDs are kept constant throughout any perf session.
> >
> >
> > Note: This patchset breaks some backward compatibility for perf record and
> > perf report.
> >
> > The version of the AUXTRACE_INFO has been updated to reflect the fact that
> > the trace source IDs are generated differently. This will
> > mean older versions of perf report cannot decode the newer file.
> >
> > Applies to coresight/next [4d45bc82df66]
> > Tested on DB410c
> >
> > Changes since v2:
> > 1) Improved backward compatibility: (requested by James)
> >
> > Using the new version of perf on an old kernel will generate a usable file
> > legacy metadata values are set by the new perf and will be used if mew
> > ID packets are not present in the file.
> >
> > Using an older version of perf / simpleperf on an updated kernel may still
> > work. The trace ID allocator has been updated to use the legacy ID values
> > where possible, so generated file and used trace IDs will match up to the
> > point where the legacy algorithm is broken anyway.
> >
> > 2) Various changes to the ID allocator and ID packet format.
> > (suggested by Suzuki)
> >
> > 3) per CPU ID info in allocator now stored as atomic type to allow a passive read
> > without taking the allocator spinlock. perf flow now allocates and releases ID
> > values in setup_aux / free_event. Device enable and event enable use the passive
> > read to set the allocated values. This simplifies the locking mechanisms on the
> > perf run and fixes issues that arose with locking dependencies.
> >
> > Changes since v1:
> > (after feedback & discussion with Mathieu & Suzuki).
> >
> > 1) API has changed. The global trace ID map is managed internally, so it
> > is no longer passed in to the API functions.
> >
> > 2) perf record does not use sysfs to find the trace IDs. These are now
> > output as AUX_OUTPUT_HW_ID events. The drivers, perf record, and perf report
> > have been updated accordingly to generate and handle these events.
> >
> > Mike Leach (13):
> >   coresight: trace-id: Add API to dynamically assign Trace ID values
> >   coresight: Remove obsolete Trace ID unniqueness checks
> >   coresight: stm: Update STM driver to use Trace ID API
> >   coresight: etm4x: Update ETM4 driver to use Trace ID API
> >   coresight: etm3x: Update ETM3 driver to use Trace ID API
> >   coresight: etmX.X: stm: Remove trace_id() callback
> >   coresight: perf: traceid: Add perf notifiers for Trace ID
> >   perf: cs-etm: Move mapping of Trace ID and cpu into helper function
> >   perf: cs-etm: Update record event to use new Trace ID protocol
> >   kernel: events: Export perf_report_aux_output_id()
> >   perf: cs-etm: Handle PERF_RECORD_AUX_OUTPUT_HW_ID packet
> >   coresight: events: PERF_RECORD_AUX_OUTPUT_HW_ID used for Trace ID
> >   coresight: trace-id: Add debug & test macros to Trace ID allocation
> >
> >  drivers/hwtracing/coresight/Makefile          |   2 +-
> >  drivers/hwtracing/coresight/coresight-core.c  |  49 +--
> >  .../hwtracing/coresight/coresight-etm-perf.c  |  23 ++
> >  drivers/hwtracing/coresight/coresight-etm.h   |   3 +-
> >  .../coresight/coresight-etm3x-core.c          |  92 +++--
> >  .../coresight/coresight-etm3x-sysfs.c         |  27 +-
> >  .../coresight/coresight-etm4x-core.c          |  79 ++++-
> >  .../coresight/coresight-etm4x-sysfs.c         |  27 +-
> >  drivers/hwtracing/coresight/coresight-etm4x.h |   3 +
> >  drivers/hwtracing/coresight/coresight-stm.c   |  49 +--
> >  .../hwtracing/coresight/coresight-trace-id.c  | 266 ++++++++++++++
> >  .../hwtracing/coresight/coresight-trace-id.h  |  78 +++++
> >  include/linux/coresight-pmu.h                 |  35 +-
> >  include/linux/coresight.h                     |   3 -
> >  kernel/events/core.c                          |   1 +
> >  tools/include/linux/coresight-pmu.h           |  48 ++-
> >  tools/perf/arch/arm/util/cs-etm.c             |  21 +-
> >  .../perf/util/cs-etm-decoder/cs-etm-decoder.c |   7 +
> >  tools/perf/util/cs-etm.c                      | 331 +++++++++++++++---
> >  tools/perf/util/cs-etm.h                      |  14 +-
> >  20 files changed, 933 insertions(+), 225 deletions(-)
> >  create mode 100644 drivers/hwtracing/coresight/coresight-trace-id.c
> >  create mode 100644 drivers/hwtracing/coresight/coresight-trace-id.h
> >
> > --
> > 2.17.1
>
> --
>
> - Arnaldo



-- 
Mike Leach
Principal Engineer, ARM Ltd.
Manchester Design Centre. UK

Powered by blists - more mailing lists