| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <202208182230.6FzfslMu-lkp@intel.com>
Date: Thu, 18 Aug 2022 22:18:08 +0800
From: kernel test robot <lkp@...el.com>
To: Eric Biggers <ebiggers@...gle.com>
Cc: kbuild-all@...ts.01.org, linux-kernel@...r.kernel.org,
Greg Kroah-Hartman <gregkh@...uxfoundation.org>
Subject: [linux-stable-rc:linux-4.19.y 1137/3442] fs/aio.c:2066: Error:
unrecognized opcode `csrs sstatus,s1'
tree: https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux-stable-rc.git linux-4.19.y
head: 5c7ccbe1aade74e854fb7f9fa001dc1110a0030e
commit: 321fba81ec034f88aea4898993c1bf15605c023f [1137/3442] aio: fix use-after-free due to missing POLLFREE handling
config: riscv-randconfig-c44-20220815
compiler: riscv64-linux-gcc (GCC) 12.1.0
reproduce (this is a W=1 build):
wget https://raw.githubusercontent.com/intel/lkp-tests/master/sbin/make.cross -O ~/bin/make.cross
chmod +x ~/bin/make.cross
# https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux-stable-rc.git/commit/?id=321fba81ec034f88aea4898993c1bf15605c023f
git remote add linux-stable-rc https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux-stable-rc.git
git fetch --no-tags linux-stable-rc linux-4.19.y
git checkout 321fba81ec034f88aea4898993c1bf15605c023f
# save the config file
mkdir build_dir && cp config build_dir/.config
COMPILER_INSTALL_PATH=$HOME/0day COMPILER=gcc-12.1.0 make.cross W=1 O=build_dir ARCH=riscv SHELL=/bin/bash
If you fix the issue, kindly add following tag where applicable
Reported-by: kernel test robot <lkp@...el.com>
All errors (new ones prefixed by >>):
arch/riscv/include/asm/irqflags.h: Assembler messages:
arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a3,sstatus,2'
arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a4'
fs/aio.c:1048: Error: unrecognized opcode `csrs sstatus,a4'
fs/aio.c:1048: Error: unrecognized opcode `csrc sstatus,a4'
arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a3,sstatus,2'
arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a4'
arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc s2,sstatus,2'
arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,s2'
arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,s2'
arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc s2,sstatus,2'
arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,s2'
arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a3,sstatus,2'
arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a4'
arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a3,sstatus,2'
arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a4'
arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc s3,sstatus,2'
arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,s3'
arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a3,sstatus,2'
arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a4'
arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a3,sstatus,2'
arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a4'
arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a3,sstatus,2'
arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a4'
arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a3,sstatus,2'
arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a4'
arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a3,sstatus,2'
arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a4'
fs/aio.c:1960: Error: unrecognized opcode `csrs sstatus,a4'
fs/aio.c:1960: Error: unrecognized opcode `csrc sstatus,a4'
arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a3,sstatus,2'
arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a4'
arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a3,sstatus,2'
arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a4'
arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a3,sstatus,2'
arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a4'
arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a3,sstatus,2'
arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a4'
arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a3,sstatus,2'
arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a4'
fs/aio.c:1311: Error: unrecognized opcode `csrs sstatus,s3'
fs/aio.c:1311: Error: unrecognized opcode `csrc sstatus,s3'
arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a3,sstatus,2'
arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a4'
fs/aio.c:1325: Error: unrecognized opcode `csrs sstatus,s3'
fs/aio.c:1325: Error: unrecognized opcode `csrc sstatus,s3'
arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a3,sstatus,2'
arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a4'
>> fs/aio.c:2066: Error: unrecognized opcode `csrs sstatus,s1'
>> fs/aio.c:2066: Error: unrecognized opcode `csrc sstatus,s1'
arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a3,sstatus,2'
arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a4'
fs/aio.c:2141: Error: unrecognized opcode `csrs sstatus,a3'
fs/aio.c:2141: Error: unrecognized opcode `csrc sstatus,a3'
arch/riscv/include/asm/irqflags.h:42: Error: unrecognized opcode `csrrc a3,sstatus,2'
arch/riscv/include/asm/irqflags.h:60: Error: unrecognized opcode `csrs sstatus,a4'
vim +2066 fs/aio.c
d384f8b855a573 Jens Axboe 2018-11-24 2029
67ba049f94ebe4 Al Viro 2018-05-26 2030 /* sys_io_submit:
67ba049f94ebe4 Al Viro 2018-05-26 2031 * Queue the nr iocbs pointed to by iocbpp for processing. Returns
67ba049f94ebe4 Al Viro 2018-05-26 2032 * the number of iocbs queued. May return -EINVAL if the aio_context
67ba049f94ebe4 Al Viro 2018-05-26 2033 * specified by ctx_id is invalid, if nr is < 0, if the iocb at
67ba049f94ebe4 Al Viro 2018-05-26 2034 * *iocbpp[0] is not properly initialized, if the operation specified
67ba049f94ebe4 Al Viro 2018-05-26 2035 * is invalid for the file descriptor in the iocb. May fail with
67ba049f94ebe4 Al Viro 2018-05-26 2036 * -EFAULT if any of the data structures point to invalid data. May
67ba049f94ebe4 Al Viro 2018-05-26 2037 * fail with -EBADF if the file descriptor specified in the first
67ba049f94ebe4 Al Viro 2018-05-26 2038 * iocb is invalid. May fail with -EAGAIN if insufficient resources
67ba049f94ebe4 Al Viro 2018-05-26 2039 * are available to queue any iocbs. Will return 0 if nr is 0. Will
67ba049f94ebe4 Al Viro 2018-05-26 2040 * fail with -ENOSYS if not implemented.
67ba049f94ebe4 Al Viro 2018-05-26 2041 */
67ba049f94ebe4 Al Viro 2018-05-26 2042 SYSCALL_DEFINE3(io_submit, aio_context_t, ctx_id, long, nr,
67ba049f94ebe4 Al Viro 2018-05-26 2043 struct iocb __user * __user *, iocbpp)
^1da177e4c3f41 Linus Torvalds 2005-04-16 2044 {
^1da177e4c3f41 Linus Torvalds 2005-04-16 2045 struct kioctx *ctx;
^1da177e4c3f41 Linus Torvalds 2005-04-16 2046 long ret = 0;
080d676de095a1 Jeff Moyer 2011-11-02 2047 int i = 0;
9f5b9425468c85 Shaohua Li 2010-07-01 2048 struct blk_plug plug;
^1da177e4c3f41 Linus Torvalds 2005-04-16 2049
^1da177e4c3f41 Linus Torvalds 2005-04-16 2050 if (unlikely(nr < 0))
^1da177e4c3f41 Linus Torvalds 2005-04-16 2051 return -EINVAL;
^1da177e4c3f41 Linus Torvalds 2005-04-16 2052
^1da177e4c3f41 Linus Torvalds 2005-04-16 2053 ctx = lookup_ioctx(ctx_id);
^1da177e4c3f41 Linus Torvalds 2005-04-16 2054 if (unlikely(!ctx)) {
caf4167aa73bef Kent Overstreet 2013-05-07 2055 pr_debug("EINVAL: invalid context id\n");
^1da177e4c3f41 Linus Torvalds 2005-04-16 2056 return -EINVAL;
^1da177e4c3f41 Linus Torvalds 2005-04-16 2057 }
^1da177e4c3f41 Linus Torvalds 2005-04-16 2058
1da92779e2e8f3 Al Viro 2018-05-26 2059 if (nr > ctx->nr_events)
1da92779e2e8f3 Al Viro 2018-05-26 2060 nr = ctx->nr_events;
1da92779e2e8f3 Al Viro 2018-05-26 2061
9f5b9425468c85 Shaohua Li 2010-07-01 2062 blk_start_plug(&plug);
^1da177e4c3f41 Linus Torvalds 2005-04-16 2063 for (i = 0; i < nr; i++) {
^1da177e4c3f41 Linus Torvalds 2005-04-16 2064 struct iocb __user *user_iocb;
^1da177e4c3f41 Linus Torvalds 2005-04-16 2065
67ba049f94ebe4 Al Viro 2018-05-26 @2066 if (unlikely(get_user(user_iocb, iocbpp + i))) {
^1da177e4c3f41 Linus Torvalds 2005-04-16 2067 ret = -EFAULT;
^1da177e4c3f41 Linus Torvalds 2005-04-16 2068 break;
^1da177e4c3f41 Linus Torvalds 2005-04-16 2069 }
^1da177e4c3f41 Linus Torvalds 2005-04-16 2070
67ba049f94ebe4 Al Viro 2018-05-26 2071 ret = io_submit_one(ctx, user_iocb, false);
^1da177e4c3f41 Linus Torvalds 2005-04-16 2072 if (ret)
^1da177e4c3f41 Linus Torvalds 2005-04-16 2073 break;
^1da177e4c3f41 Linus Torvalds 2005-04-16 2074 }
9f5b9425468c85 Shaohua Li 2010-07-01 2075 blk_finish_plug(&plug);
^1da177e4c3f41 Linus Torvalds 2005-04-16 2076
723be6e39d1425 Kent Overstreet 2013-05-28 2077 percpu_ref_put(&ctx->users);
^1da177e4c3f41 Linus Torvalds 2005-04-16 2078 return i ? i : ret;
^1da177e4c3f41 Linus Torvalds 2005-04-16 2079 }
^1da177e4c3f41 Linus Torvalds 2005-04-16 2080
:::::: The code at line 2066 was first introduced by commit
:::::: 67ba049f94ebe49ed557e590dd243b6db45c9aff aio: fold do_io_submit() into callers
:::::: TO: Al Viro <viro@...iv.linux.org.uk>
:::::: CC: Al Viro <viro@...iv.linux.org.uk>
--
0-DAY CI Kernel Test Service
https://01.org/lkp
View attachment "config" of type "text/plain" (104112 bytes)
Powered by blists - more mailing lists