lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <Yv+d+byNXO3z9JaF@sirena.org.uk>
Date:   Fri, 19 Aug 2022 15:28:09 +0100
From:   Mark Brown <broonie@...nel.org>
To:     Shreeya Patel <shreeya.patel@...labora.com>
Cc:     sanju.mehta@....com, linux-spi@...r.kernel.org,
        linux-kernel@...r.kernel.org, kernel@...labora.com,
        krisman@...labora.com, alvaro.soliverez@...labora.com,
        Lucas Tanure <tanureal@...nsource.cirrus.com>
Subject: Re: [PATCH v2] spi: amd: Configure device speed

On Fri, Aug 19, 2022 at 06:06:30PM +0530, Shreeya Patel wrote:
> From: Lucas Tanure <tanureal@...nsource.cirrus.com>
> 
> Number of clock frequencies are supported by AMD controller
> which are mentioned in the amd_spi_freq structure table.
> 
> Create mechanism to configure device clock frequency such
> that it is strictly less than the requested frequency.

This doesn't apply against current code, please check and resend.

Download attachment "signature.asc" of type "application/pgp-signature" (489 bytes)

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ