[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <3ff08ae9-a4b6-2b74-23cb-69ea1d7e1033@linaro.org>
Date: Thu, 25 Aug 2022 09:11:33 +0300
From: Krzysztof Kozlowski <krzysztof.kozlowski@...aro.org>
To: Bo-Chen Chen <rex-bc.chen@...iatek.com>, robh+dt@...nel.org,
krzysztof.kozlowski+dt@...aro.org, matthias.bgg@...il.com
Cc: jason-jh.lin@...iatek.com, nancy.lin@...iatek.com,
ck.hu@...iatek.com, chunkuang.hu@...nel.org,
angelogioacchino.delregno@...labora.com, hsinyi@...gle.com,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
linux-mediatek@...ts.infradead.org,
Project_Global_Chrome_Upstream_Group@...iatek.com
Subject: Re: [PATCH] dt-bindings: arm: mediatek: mmsys: change compatible for
MT8195
On 25/08/2022 08:56, Bo-Chen Chen wrote:
> From: "Jason-JH.Lin" <jason-jh.lin@...iatek.com>
>
> For previous MediaTek SoCs, such as MT8173, there are 2 display HW
> pipelines binding to 1 mmsys with the same power domain, the same
> clock driver and the same mediatek-drm driver.
>
> For MT8195, VDOSYS0 and VDOSYS1 are 2 display HW pipelines binding to
> 2 different power domains, different clock drivers and different
> mediatek-drm drivers.
I don't see binding to different clock drivers and anyway that's not
really an argument here. Please focus in description on hardware
properties, IOW, are devices compatible or different. What is the
incompatible difference between VDOSYS0 and 1?
Best regards,
Krzysztof
Powered by blists - more mailing lists