[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAL_JsqKo5puQ-nE=G9YPon2xFb7MRX5GGj11YPPjnbRJ3yVX6Q@mail.gmail.com>
Date: Tue, 30 Aug 2022 07:47:53 -0500
From: Rob Herring <robh+dt@...nel.org>
To: Ben Dooks <ben.dooks@...ive.com>
Cc: Palmer Dabbelt <palmer@...belt.com>,
Paul Walmsley <paul.walmsley@...ive.com>,
Albert Ou <aou@...s.berkeley.edu>,
Greentime Hu <greentime.hu@...ive.com>,
Conor Dooley <conor.dooley@...rochip.com>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
linux-riscv <linux-riscv@...ts.infradead.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>
Subject: Re: [PATCH] dt-bindings: sifive-ccache: fix cache level for l3 cache
On Tue, Aug 30, 2022 at 3:36 AM Ben Dooks <ben.dooks@...ive.com> wrote:
>
> With newer cores such as the p550, the SiFive composable cache can be
> a level 3 cache. Update the cache level to be one of 2 or 3.
>
> Signed-off-by: Ben Dooks <ben.dooks@...ive.com>
> ---
> Documentation/devicetree/bindings/riscv/sifive-ccache.yaml | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
Please send DT patches to the DT list. Resend so checks run.
Rob
Powered by blists - more mailing lists