[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <995875c3-5b04-5981-b0e1-f66f73cdfafc@gmail.com>
Date: Wed, 31 Aug 2022 12:23:17 +0200
From: Matthias Brugger <matthias.bgg@...il.com>
To: Tinghan Shen <tinghan.shen@...iatek.com>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@...aro.org>
Cc: devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-mediatek@...ts.infradead.org, linux-kernel@...r.kernel.org,
Project_Global_Chrome_Upstream_Group@...iatek.com
Subject: Re: [PATCH v1] arm64: dts: mediatek: Fix build warnings of mt8173
vcodec nodes
Applied, thanks!
On 31/08/2022 08:51, Tinghan Shen wrote:
> Correct the phandle of power domain node referenced by vcodec nodes.
>
> arch/arm64/boot/dts/mediatek/mt8173.dtsi:1450.35-1471.5: Warning (power_domains_property): /soc/vcodec@...02000: Missing property '#power-domain-cells' in node /soc/syscon@...06000 or bad phandle (referred from power-domains[0])
> arch/arm64/boot/dts/mediatek/mt8173.dtsi:1502.35-1522.5: Warning (power_domains_property): /soc/vcodec@...02000: Missing property '#power-domain-cells' in node /soc/syscon@...06000 or bad phandle (referred from power-domains[0])
>
> Fixes: d3dfd4688574 ("arm64: dts: mediatek: Update mt81xx scpsys node to align with dt-bindings")
> Signed-off-by: Tinghan Shen <tinghan.shen@...iatek.com>
> ---
> arch/arm64/boot/dts/mediatek/mt8173.dtsi | 4 ++--
> 1 file changed, 2 insertions(+), 2 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/mediatek/mt8173.dtsi b/arch/arm64/boot/dts/mediatek/mt8173.dtsi
> index b4d48f8b7eeb..7640b5158ff9 100644
> --- a/arch/arm64/boot/dts/mediatek/mt8173.dtsi
> +++ b/arch/arm64/boot/dts/mediatek/mt8173.dtsi
> @@ -1467,7 +1467,7 @@
> clock-names = "venc_sel";
> assigned-clocks = <&topckgen CLK_TOP_VENC_SEL>;
> assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL>;
> - power-domains = <&scpsys MT8173_POWER_DOMAIN_VENC>;
> + power-domains = <&spm MT8173_POWER_DOMAIN_VENC>;
> };
>
> jpegdec: jpegdec@...04000 {
> @@ -1518,7 +1518,7 @@
> assigned-clocks = <&topckgen CLK_TOP_VENC_LT_SEL>;
> assigned-clock-parents =
> <&topckgen CLK_TOP_VCODECPLL_370P5>;
> - power-domains = <&scpsys MT8173_POWER_DOMAIN_VENC_LT>;
> + power-domains = <&spm MT8173_POWER_DOMAIN_VENC_LT>;
> };
> };
> };
Powered by blists - more mailing lists