[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20220901194310.115427-1-tony.luck@intel.com>
Date: Thu, 1 Sep 2022 12:43:07 -0700
From: Tony Luck <tony.luck@...el.com>
To: linux-edac@...r.kernel.org
Cc: Tony Luck <tony.luck@...el.com>,
Aristeu Rozanski <aris@...hat.com>,
Borislav Petkov <bp@...en8.de>,
Mauro Carvalho Chehab <mchehab@...nel.org>,
Youquan Song <youquan.song@...el.com>,
Qiuxu Zhuo <qiuxu.zhuo@...el.com>,
linux-kernel@...r.kernel.org, patches@...ts.linux.dev
Subject: [PATCH 0/3] EDAC: Improve memory address decoding for i10nm driver
Calling firmware to translate memory addresses has a high impact
on system because the call uses SMI.
The 10nm server processors (Icelake and Tremont) provide additional
information in the IA32_MCi_MISC registers that can be used to decode
the address of an error in DDR memory.
Couple of prep patches before the main event in part 3 that decodes
the address from the MISC register.
Qiuxu Zhuo (2):
EDAC/skx_common: Use driver decoder first
EDAC/skx_common: Make output format similar
Youquan Song (1):
EDAC/i10nm: Add driver decoder for Ice Lake and Tremont CPUs
arch/x86/include/asm/mce.h | 1 +
drivers/edac/skx_common.h | 6 ++
drivers/edac/i10nm_base.c | 134 ++++++++++++++++++++++++++++++++++++-
drivers/edac/skx_base.c | 9 ++-
drivers/edac/skx_common.c | 21 +++---
5 files changed, 158 insertions(+), 13 deletions(-)
base-commit: b90cb1053190353cc30f0fef0ef1f378ccc063c5
--
2.37.1
Powered by blists - more mailing lists